Silicon Labs expands timing portfolio with acquistion of SpectraLinear

Clocks and Oscillators
Timing IC Solutions

Silicon Labs offers the industry's broadest portfolio of clocks and oscillators for communications, computing, consumer and broadcast video applications. Our timing IC products leverage patented DSPLL, MultiSynth and silicon oscillator technologies to eliminate expensive discrete components while improving performance, minimizing board space and simplifying system design.

Download the Clock and Oscillator Selector Guide
Download Silicon Labs' Timing Solutions for Altera
Download Silicon Labs' Timing Solutions for Cavium Processors
Download Silicon Labs' Timing Solutions for PLX Technology
Download Silicon Labs' Cross Reference for Xilinx, Altera and Lattice FPGA Devices


Clocks and Oscillators Parametric Search XO/VCXO Parametric Search
Clock Parametric Search
  Competitive Cross-Reference Search Competitor Cross-Reference Search

Crystal Oscillators

 

Voltage Controlled
Crystal Oscillators

 

Silicon Oscillators

 

CDR/PHYs

 

 

Clock Generators

 

Clock Buffers

 

Jitter Attenuators/
Clock Cleaners

 

SONET Jitter Attenuating Clocks

 


Industry's Shortest Lead Times for Timing ICs

To help you get to market faster, Silicon Labs offers custom, factory-programmable clocks and oscillators. Samples generally ship in two weeks or less.

  • Custom Clocks – Specify any combination of input/output frequencies, and build a custom, application-specific clock.
  • Custom Oscillators – Specify a custom oscillator and build a part number in minutes.
  • Clock Tree Design Services – Send your clock requirements, and Silicon Labs will return a custom clock tree proposal within 3 business days that maximizes system performance while minimizing BOM cost and complexity.

 


Design Resources

 

White Paper: Minimize System-Level Noise and Interference

Download the Clock and Oscillator Selector Guide

Download Silicon Labs Cross Reference for Xilinx, Altera and Lattice FPGA Devices

Learn lab techniques to aid in minimizing noise and interference with PSRR