

**EM35xx Reference Design With 0805 Ceramic Balun Front End, 2 - Layer**

<b><i>Sheet</i></b>	<b><i>Description</i></b>
<b>1.</b>	<b>Cover Page</b>
<b>2.</b>	<b>Block Diagrams</b>
<b>3.</b>	<b>EM35xx/Balun</b>
<b>4.</b>	<b>Appendixes</b>
<b>5.</b>	<b>Revision &amp; Design Notes</b>

This design is intended for use as a reference for custom designs utilizing EM35xx ZigBee radios which do not include the USB option. If you are unsure about use of the USB option or if you know your design will require USB, please contact your region’s Silicon Labs Sales Office for assistance with choosing the appropriate EM35xx ZigBee products, features and the corresponding reference design.


Click on the following links below for additional information regarding EM35xx ZigBee products and for the location of the nearest Silicon Labs Sales office;

[\*\*EM35xx ZigBee Product Information\*\*](#)


[\*\*Silicon Labs Sales Office Locations\*\*](#)

The schematics in this package can be used in both NCP & SOC designs involving the EM35xx. Connect NCP to the HOST using either UART or SPI serial connection as shown below.


EM35xx NCP with EZSP over Asynchronous Serial (UART)



EM35xx NCP with EZSP over Synchronous Serial (SPI)




EM35xx SOC Reference Design






### Packet Trace Port (Optional)

The J1 Packet Trace Port interface footprint, sized for a 10 pin dual row 0.05" pitch connector compatible with a Samtec FFSD series ribbon cable, (FFSD-05-D-12.00-01N), is required to make use of Ember Desktop software tools and enables a direct connection to an Ember Debug Adapter (ISA3). This part can be optionally made "Do Not Install" in production.



### ***Board to Board Interface (Optional)***

The X1 interface is not required for customer designs and is a surface mount 0.05" pitch header arrangement designed to be compatible with the EM35xx Series Development Kit Breakout Boards. J2 and J3 can be optionally made 'Do Not Install', or replaced with a different board to board interface arrangement, or removed entirely to facilitate a merger into an already existing PCB layout design.




### ***Serial Flash (Optional)***

Serial Flash is required for Over The Air (OTA) Bootloader support as mandated by some applications of the ZigBee profiles but can be optionally made 'Do Not Install' for any end use application not requiring OTA Bootloader support.

**Connect the Serial Flash to Serial Controller 2, (SC2), for applications where the EM358x USB feature is not utilized.**

For maximum power efficiency in custom application code, include firmware instructions to sleep the Serial Flash and any other peripherals prior to placing the EM35xx in shutdown mode.

**For a list of alternate Serial Flash parts and their accompanying software drivers, see the table in Appendix A.**



### ***Serial Flash Shutdown Control (Optional)***

The EM35xx SOC reference design uses PB7 to enable or disable Q3 for the purpose of controlling current consumed by the Serial Flash when not in use, however, any GPIO can be utilized for this purpose. Q3, R5 and R36 can be optionally made "Do Not Install" if overall power efficiency is not a requirement.

Shutdown signaling for the Serial Flash, FEM, and other peripherals can be tied to a single GPIO for applications not requiring a separate control signal for each.


A custom OTA Application Bootloader file with the command line `EEPROM_USES_SHUTDOWN_CONTROL` defined in the header file, is required for designs using the Serial Flash shutdown control.

## EM358x Zigbee SOC

High-Performance, Integrated ZigBee/802.15.4 System-on-Chip Solution with an internal 32-bit ARM CORTEX-M3 core processor with up to 64K of internal RAM and up to 512K of internal FLASH and AES128 encryption accelerator in a 7 x 7 mm QFN-48 package.

## 1V25 CORE Component Note

**A ceramic capacitor with a minimum value of 1uF between pin 17 and ground is required for cost effective 1V25\_CORE voltage regulator output stability.**



## Digital Power

Using R1 isolates the digital switching noise from the analog VDD nets. This isolation improves RX by 2dB when compared with not using the resistor.

## 24MHz PCB Layout Note

In order to reduce crystal loop currents from coupling through the ground plane to layer 1, Ember recommends the crystal shunt capacitors, C11 and C12 to share a ground via and to be geographically located close to each other and to Y1, thereby keeping loop current paths as short as possible.

## EM35xx PCB Layout Note

Proper spacing and dimensions of the key elements which make up the EM35xx PCB footprint, including a 9 via grid to provide adequate connectivity to the ground plane while maintaining thermal continuity during SMT reflow, are critical to designing for successful manufacturability.

1. Refer to section 20.1, "QFN48 Footprint Recommendations", in the EM35xx datasheet for PCB footprint mechanical details, which include the Pastemask and Soldermask layer critical dimensions.
2. For optimal noise suppression on VDD nets, each decoupling capacitor should be placed as close to its VDD pin as possible.
3. To further optimize noise suppression, route serially from the VDD source trace/via to the pad for the decoupling capacitor, then to the EM35xx VDD pad.
4. Do not share ground vias between decoupling capacitors (note exception for crystal circuits).
5. Star route 1V8 target power pins from the EM35xx VREG\_OUT to take advantage of inductive filtering characteristics of copper traces.
6. Keep ground plane pours away from the EM35xx top layer circuit.
7. Avoid creating ground "islands" in the ground plane layer.
8. Avoid routing traces between the component thermal ground vias.
9. Do not use thermals for the vias under the EM35xx or the FEM.

## Ceramic Balun PCB Layout Notes

Duplicate as closely as possible all aspects of the Ceramic Balun Circuit PCB layout provided in the reference design .PcbDoc file and gerbers. Proper spacing and placement of key elements which make up the Ceramic Balun Circuit are necessary for successful manufacturability and for optimal RF performance. Key considerations include spacing of the balun from the EM35xx, associated trace widths, ground plane layer to signal layer spacing, DC supply routing and via placement.

**PCB Only**


The symbols below list the PCB in the Bill of Materials and are used for identifying PCB silk screen and mechanical layer Logos. They are not required or intended for use in customer designs.

### 32.768KHz Clock source (Optional)

If precision sleep timing is not required, use the internal RC clock source. Designs requiring both precision sleep timing and RF Front End control of the RX switch may also require PC6 to be repurposed for the 32.768 KHz clock, as well as implement a custom RX switch control circuit optimized for low power consumption. Populate Y2, C9 and C10 only for applications having a need for precise sleep timer requirements. Alternately, a precision timer clock module can be utilized in place of the crystal, negating the need to repurpose PC6.

### 32.768KHz PCB Layout Note

In order to reduce crystal loop currents from coupling through the ground plane to layer 1, Ember recommends the crystal shunt capacitors, C9 and C10 to share a ground via and to be geographically located close to each other and to Y2, thereby keeping loop current paths as short as possible.



## RF 1V8 PCB Layout Note

**Keep 1V8 trace between  
EM35xx RF pins 5 and 8,  
ceramic balun DC Bias pin 2  
and all attached decoupling, as  
short as possible on a single**

**Decoupling for the RF 1V8 trace should be placed close to the ceramic balun DC Bias pin 2.**

## RF Tuning Circuit

**L4 is required for impedance matching between the EM35xx and the RF Front End circuit. Changes in PCB layout between the EM35xx and the RF Front End will result in a value other than shown here.**

## 24MHz Clock Source

Refer to the tables in Appendix E of this schematic for a list of 24MHz crystal manufacturer part numbers known to work with the EM35xx in compliance with the IEEE 802.15.4 symbol rate +/- 40 PPM specification.

The CIB token, `TOKEN_MFG_SYNTH_FREQ_OFFSET`, can be utilized at manufacturing test to compensate for variations of 24 MHz frequencies between radios. Refer to Application Note AN710, *Bringing Up Custom Devices for the EM35xx SOC Platform*, for setting the CIB tokens. Consult the crystal manufacturer for the best target frequency offset to compensate for temperature and aging variations.



## Appendix A: Approved Serial Flash Providers for the EM35xx/0805 Ceramic Balun Front End 2-Layer Reference Design

The table below provides details for Serial Flash devices intended for this Reference Design. For a complete list of Serial Dataflash devices supported by the Silicon Labs ZigBee software stack, refer to the Table 2. Supported Serial Dataflash/EEPROM Remote Memory Parts, in Application Note AN772, Using Application Bootloader.

Table 1: Silicon Labs Zigbee Serial Flash Vendor Parts List

Manufacturer	Part Number	Description	Software Driver
WinBond	W25X20BVSNIG	2M (256K x 8)	spiflash-class1.c
WinBond	W25Q80BVSNIG	8M (256K x 32)	spiflash-class1.c
Macronix	MX25L2006EM1I-12G	2M (2M x 1, 1M x 2)	spiflash-class1.c
Macronix	MX25L8006EM1I-12G	8M (8M x 1, 4M x 2)	spiflash-class1.c

## Appendix B: Suggested 24MHz Crystal Providers for the EM35xx/0805 Ceramic Balun Front End 2-Layer Reference Design

The tables below provide details for 24MHz crystal devices which can be used with EM35xx series ZigBee products for the manufacture of ZigBee radio devices. Check with your preferred crystal vendor for the latest updates on their product offering or for additional information about crystals for the EM35xx ZigBee products in your target application.

Table 2: Suggested 24MHz ZigBee Crystal Vendor Parts List for Crystal Packages Used in this design

Manufacturer	Part Number	Package Size	Frequency Tol	Temperature Stability	Aging	Total Frequency Tol	ESR	Load Capacitance	Tuning Capactor
Abracon	ABLS-24.000MHZ-D1X-T	HC/49US (AT49)	+/- 10 ppm	+/- 20ppm (-40 +85)	+/- 10 ppm/5 years		40 ohms		
Abracon	ABLS-24.000MHZ-D-R60-1-W-T	HC/49US (AT49)	+/- 10 ppm	+/- 15ppm (-40 +85)	+/-5 ppm/year		60 ohms	18pF	22pF
Abracon	ABLS-438-24.000MHZ-T	HC/49US (AT49)	+/- 10 ppm	+/- 15ppm (-40 +85)	+/-15 ppm/20 years		40 ohms	18pF	22pF
ILSI	HC49USM-24.000000M-2435	HC49US	+/- 10 ppm	(-40 +85)			30 ohms	18pF	
AEL	X24M000000S067	HC49S SM	+/- 10 ppm @25C	+/- 25ppm (-40 +105)	+/- 3 ppm/year max		80 ohms	10pF	

Table 3: Suggested 24MHz ZigBee Crystal Vendor Parts List for High Temperature Rated Crystals Having Alternate Package/PCB Dimensions than is Used in this Design

Manufacturer	Part Number	Package Size	Frequency Tol	Temperature Stability	Aging	Total Frequency Tol	ESR	Load Capacitance	Tuning Capactor
Abracon	ABM8X-101-24.000MHZ	3.2 x 2.5 x 0.7mm	+/- 10 ppm	+/- 25 ppm (-40 +125)	+/- 5 ppm/10 years	+/- 40 ppm (-40 +125)/10 years max	60 ohms	10pF	6.8pF
Abracon	ABM3Y-101-24.000MHZ-T	5.0 X 3.2 X 0.9mm	+/- 10 ppm	+/- 25 ppm (-40 +105)	+/- 10 ppm/5 years		30 ohms	10pF	
AEL	X24M000000S037	3.2 x 2.5 x 0.6mm	+/- 10 ppm @25C	+/- 25 ppm (-40 +105)	+/- 3 ppm/year max		80 ohms	10pF	
EPSON	TSX-3225 24.0000MF20G-C	3.2 x 2.5 x 0.6mm	+/- 10 ppm	+/- 20 ppm (-40 +105)	+/- 1 ppm/First year Max @ +25		60 ohms	18pF	
ILSI	ILCX07-24.000000M-2390	5.0 X 3.2 X 1.30mm		(-40 +105)			60 ohms	18pF	
ILSI	ILCX07-24.000000M-2392	3.2 x 2.5 x 0.9mm		(-40 +105)			60 ohms	18pF	

Table 4: Suggested 24MHz ZigBee Crystal Vendor Parts List for Commercial and Industrial Rated Crystals Having Alternate Package/PCB Dimensions than is Used in this Design

Manufacturer	Part Number	Package Size	Frequency Tol	Temperature Stability	Aging	Total Frequency Tol	ESR	Load Capacitance	Tuning Capactor
Abracon	ABM8-24.000MHZ-R60-D-1-W-T	3.2 x 2.5 x 0.7mm	+/- 10 ppm	+/- 25 ppm (-40 +85)	+/- 3 ppm/First year max @ +25		60 ohms	18pF	22pF
Abracon	ABM8-24.000MHZ-R60-D-1-G-T	3.2 x 2.5 x 0.7mm	+/- 10 ppm	+/- 15 ppm (-40 +85)	+/- 3 ppm/First year max @ +25		60 ohms	18pF	22pF
Abracon	ABM8-177-24.000mHz	3.2 x 2.5 x 0.7mm	+/- 10 ppm	+/- 15 ppm (-40 +85)	+/- 15 ppm/20 years		60 ohms	18pF	22pF
AEL	X24M000000S050	3.2 x 2.5 x 0.6mm	+/- 10 ppm @25C	+/- 25 ppm (-40 +85)	+/- 3 ppm/year max		60 ohms	10pF	8.2pF
AEL	X24M000000S058	3.2 x 2.5 x 0.6mm	+/- 10 ppm @25C	+/- 15 ppm (-40 +85)	+/- 15 ppm/20 years max		60 ohms	10pF	
EPSON	TSX-3225 24.0000MF18X-C 18pF	3.2 x 2.5 x 0.7mm	+/- 10 ppm	+/- 18 ppm	+/- 1 ppm/First year max @ +25		60 ohms	18pF	27pF
ILSI	ILCX13-24.000000M-2391	3.2 x 2.5 x 0.6mm		(-40 +85)			60 ohms	18pF	
ILSI	ILCX07-24.000000M-2389	5.0 X 3.2 X 1.30mm		(-40 +85)			60 ohms	18pF	
KDS	1ZCA24000ZZ0C	2.5 x 2.0 x 0.75mm				+/- 40 ppm (-40 +105)/10 years max	80 ohms	18pF	
KDS	1ZC224000ZZ0G	3.2 x 2.5 x 0.75mm				+/- 40 ppm (-40 +105)/10 years max	60 ohms	18pF	
KDS	1C324000ZZ0D	3.2 x 2.5 x 0.75mm				+/- 40 ppm (-40 +105)/10 years max	60 ohms	18pF	
KDS	1ZCB24000ZZ0B	2.5 x 2.0 x 0.75mm				+/- 40 ppm (-40 +105)/10 years max	60 ohms	18pF	
Precision Devices, Inc.	C324000XFAD13RX	3.2 x 2.5 x 0.7mm	+/- 10 ppm	+/- 20 ppm (-40 +70)	+/- 5 ppm/over life of the part		60 ohms	13pF	15pF
Partron America Corp	CX5X24000FHVRG01	3.2 x 2.5 x 0.75mm	+/- 10 ppm	+/- 15 ppm (-40 +85)	+/- 2 ppm/ year @ +25		60 ohms	18pF	27pF
Suntsu	SCM18D48-24.000MHZ	3.2 x 2.5 x 0.65mm	+/- 10 ppm	+/- 15 ppm (-40 +85)	+/- 2 ppm/1st Year max, then +/- 1ppm/year		80 ohms	18pF	22pF
TXC Technology	7B-24.000MEEQ-T	5.0 X 3.2 X 1.30mm	+/- 10 ppm	+/- 10 ppm (-40 +85)	+/- 3 ppm/year max		40 ohms	18pF	
TXC Technology	7M-24.000MEEQ-T	3.2 x 2.5 x 0.7mm	+/- 10 ppm	+/- 10 ppm (-40 +85)	+/- 3 ppm/year max		60 ohms	18pF	

***EM35xx\_REF\_DES\_CER\_BALUN\_SPIRAL-INV-F***

### Schematic Notes:

-- Version A0 --

\*Released December 20, 2012

**\*Initial Release Version (for internal review)**

-- Version A1 --

\*Released July 28, 2014

1. Removed C19, L1, L3, L5, L8, R3 and R7.
2. Changed R8 to be R3.
3. Added TP1, C25, C26.
4. Changed C14 and C25 TBD for future use.

### PCB Layout Notes:

-- Version A0 --

**\*Released December 20, 2012**

**\*Initial Release Version (for internal review)**

-- Version A1 --

\*Released July 28, 2014

1. Removed C19, L1, L3, L5, L8, R3 and R7.
2. Changed R8 to be R3.
3. Added TP1, C25, C26.