

EFM32 Development Kit	
Board Function	Page
Analog Interfaces	2
Sensors, SPI bus and I2C bus	3
User Interface	4
Display Interface	5
Flash and SRAM	6
Board Control - Control MCU	7
Board Control - Buses	8
Board Control - Misc	9
Board Control - JTAG	10
Control MCU	11
Control MCU - BC Interface	12
Debug Interface	13
Trace Interface	14
Board Control Level shift #1	15
Board Control Level shift #2	16
EXP32 Assignments #1	17
EXP32 Assignments #2	18
EFM32 Board Connectors	19
EXP32 Board Connectors	20
Main Power Regulators	21
EFM Power Regulators and AEM	22


Revision History	
Rev.	Description
PA18	Removed STM32 testADC connection Added OE signal to BC_SPI buffer Clamped DIR signal on BC_SPI buffer
A00	Changed ST1 and ST2 to NM Initial Release
A01	Fixed EFM32_A80 connection
A02	Set D11 to Not Mounted Changed capacitors on trace lines to 8.2 pF

<Schematic Path>
TOP




		Schematic Title	
		EFM32 Development Kit - Mainboard	
		Page Title	
		Title Page	
Designed: JNO		Approved: JNO	
Size A3		BOM Doc No: <Cage Code>	
Design Created Date: Wednesday, December 03, 2008		Document number BRD3201A	
		Sheet Created Date Saturday, March 21, 2009	Revision A02
		Sheet Modified Date Thursday, September 08, 2011	Sheet 1 of 22


Line In Amplifier & Filter





Line Out Driver & Filter






I2S DAC



Power Supply and Decoupling





Schematic Path		Schematic Title	
TOP		EFM32 Development Kit - Mainboard	
		Page Title	
		Interface - Analog	
		Document number	
		BRD3201A	
Designed:	Approved:	Sheet Created Date	Sheet Modified Date
JNO	JNO	Saturday, March 21, 2009	Tuesday, September 06, 2011
Size	BCM Doc No:	Sheet	Revision
A3	<Cage Code>	2 of 22	A02
Design Created Date:			
Wednesday, December 03, 2008			




<Schematic Path>
TOP

Schematic Title		EFM32 Development Kit - Mainboard	
Page Title		Interface - Digital	
Document number		BRD3201A	
Designed: JNO	Approved: JNO	Revision	A02
Size A3	BCM Doc No: <Cage Code>	Sheet Created Date	Sheet 3 of 22
Design Created Date: Wednesday, December 03, 2008	Sheet Modified Date	Sheet Created Date	Sheet 3 of 22
	Saturday, March 21, 2009	Tuesday, September 06, 2011	


TFT-LCD Flat Panel Connector (FPC)




ENTRY_MODE	PS[3..0]	Description
0	0010	16 bit 8080 mode
1	0101	16 bit generic mode + SPI




TFT-LCD power regulator



TFT-LCD decoupling




FPGA debug connector






<Schematic Path> TOP

Designed: JNO		Approved: JNO	
Size: A3	BCM Doc No: <Cage Code>	Revision: A02	
Design Created Date: Wednesday, December 03, 2008		Sheet Modified Date: Tuesday, September 06, 2011	
Document number: BRD3201A		Sheet 5 of 22	
Schematic Title: EFM32 Development Kit - Mainboard		Page Title: Display Interface	







1.8V PSRAM regulator



<Schematic Path> TOP


Designed: JNO		Approved: JNO	
Size A3	BCM Doc No: <Cage Code>	Schematic Title EFM32 Development Kit - Mainboard	
Design Created Date: Wednesday, December 03, 2008		Page Title NOR Flash / SRAM	
Sheet Created Date Saturday, March 21, 2009		Document number BRD3201A	
Sheet Modified Date Tuesday, September 06, 2011		Revision A02	
6 of 22		Sheet	



<Schematic Path>
TOP



Schematic Title		EFM32 Development Kit - Mainboard	
Page Title		Board Control - Control MCU Interface	
Designed: JNO	Approved: JNO	Document number	Revision
Size: A3	BOB Doc No: <Cage Code>	BRD3201A	A02
Design Created Date: Wednesday, December 03, 2008	Sheet Created Date: Saturday, March 21, 2009	Sheet Modified Date: Tuesday, September 06, 2011	Sheet 7 of 22

RTCK!!!




<Schematic Path>
TOP

Schematic Title		EFM32 Development Kit - Mainboard	
Page Title		Board Control - FPGA1	
Designed: JNO	Approved: JNO	Document number BRD3201A	Revision A02
Size A3	BCM Doc No: <Cage Code>	Design Created Date: Wednesday, December 03, 2008	Sheet Modified Date Saturday, March 21, 2009
		Sheet Created Date Tuesday, September 06, 2011	Sheet 8 of 22






<Schematic Path>
TOP

Schematic Title		EFM32 Development Kit - Mainboard	
Page Title		Board Control - FPGA2	
Designed:	Approved:	Document number	Revision
JNO	JNO	BRD3201A	A02
Size	BCM Doc No:	Design Created Date	Sheet Created Date
A3	<Cage Code>	Wednesday, December 03, 2008	Tuesday, September 06, 2011
Sheet Modified Date		Sheet 9 of 22	




Control MCU and FPGA clock



<Schematic Path>
TOP

Designed: JNO		Approved: JNO	
Size: A3	BOM Doc No: <Cage Code>	Revision: A02	
Design Created Date: Wednesday, December 03, 2008		Sheet Modified Date: Tuesday, September 06, 2011	
Sheet Created Date: Saturday, March 21, 2009		Sheet 10 of 22	




Schematic Title	
EFM32 Development Kit - Mainboard	
Page Title	
Board Control - JTAG / Debug	
Document number	
BRD3201A	



U17A




G2	PA0 / WKUP / USART2_CTS / ADC123_IN0 / TIM2_CH1_ETR / TIM5_CH1 / TIM8_ETR
H2	PA1 / USART2_RTS / ADC123_IN1 / TIM5_CH2 / TIM2_CH2
J2	PA2 / USART2_TX / ADC123_IN2 / TIM5_CH3 / TIM2_CH3
K2	PA3 / USART2_RX / ADC123_IN3 / TIM5_CH4 / TIM2_CH4
H3	PA4 / SPI1_NSS / DAC_OUT1 / USART2_CK / ADC12_IN4
J3	PA5 / SPI1_SCK / DAC_OUT2 / ADC12_IN5
K3	PA6 / SPI1_MISO / TIM8_BKIN / ADC12_IN6 / TIM3_CH1 [TIM1_BKIN]
D8	PA7 / SPI1_MOSI / TIM8_CH1N / ADC12_IN7 / TIM3_CH2 [TIM1_CH1N]
C9	PA8 / USART1_CK / TIM1_CH1 / MCO
D10	PA9 / USART1_TX / TIM1_CH2
C10	PA10 / USART1_RX / TIM1_CH3
B10	PA11 / USART1_CTS / CANRX / TIM1_CH4 / USBDM
A10	PA12 / USART1_RTS / CANTX / TIM1_ETR / USBDP
A9	PA13 / JTMS-SWDIO
A8	PA14 / JTCK-SWCLK
A8	PA15 / JTDI
J4	PB0 / ADC12_IN8 / TIM3_CH3 / TIM8_CH2N
G5	PB1 / ADC12_IN9 / TIM3_CH4 / TIM8_CH3N
P2	PB2 / BOOT1
A7	PB3 / JTDO / TRACESWO / SPI3_SCK / I2S3_CK [TIM2_CH2 / SPI1_SCK]
C5	PB4 / JNTRST / SPI3_MISO [TIM3_CH2 / SPI1_MISO]
B5	PB5 / I2C1_SMBAI / SPI3_MOSI / I2S3_SD [TIM3_CH2 / SPI1_MOSI]
A5	PB6 / I2C1_SCL / TIM4_CH1 [USART1_TX]
B4	PB7 / I2C1_SDA / FSMC_NADV / TIM4_CH2 [USART1_RX]
A4	PB8 / TIM4_CH3 / SDIO_D4 [I2C1_SCL / CANRX]
J7	PB9 / TIM4_CH4 / SDIO_D5 [I2C1_SDA / CANTX]
K7	PB10 / I2C2_SCL / USART3_TX [TIM2_CH3]
K8	PB11 / I2C2_SDA / USART3_RX [TIM2_CH4]
J8	PB12 / SPI2_NSS / I2S2_WS / I2C2_SMBAI / USART3_CK / TIM1_BKIN
H8	PB13 / SPI2_SCK / I2S2_CK / USART3_CTS / TIM1_CH1N
G8	PB14 / SPI2_MISO / TIM1_CH2N / USART3_RTS
G8	PB15 / SPI2_MOSI / I2S2_SD / TIM1_CH3N
F1	PC0 / ADC123_IN10
F2	PC1 / ADC123_IN11
F3	PC2 / ADC123_IN12
G4	PC3 / ADC123_IN13
H4	PC4 / ADC12_IN14
F10	PC5 / ADC12_IN15
F10	PC6 / I2S2_MCK / TIM8_CH1 / SDIO_D6 [TIM3_CH1]
F9	PC7 / I2S3_MCK / TIM8_CH2 / SDIO_D7 [TIM3_CH2]
E9	PC8 / TIM8_CH3 / SDIO_D0 [TIM3_CH3]
B9	PC9 / TIM8_CH4 / SDIO_D1 [TIM3_CH4]
B8	PC10 / UART4_TX / SDIO_D2 [USART3_TX]
C8	PC11 / UART4_RX / SDIO_D3 [USART3_RX]
A2	PC12 / UART5_TX / SDIO_CK [USART3_CK]
A1	PC13 / TAMPER-RTC
B1	PC14 / OSC32_IN
B1	PC15 / OSC32_OUT

STM32F103VEH





<Schematic Path>
TOP

Schematic Title		EFM32 Development Kit	
Page Title		Control MCU	
Designed:	Approved:	Document number	Revision
JNO	JNO	BRD3201A	A02
Size: A3	BCM Doc No: <Cage Code>	Design Created Date	Sheet
		Wednesday, December 03, 2008	11 of 22
		Saturday, March 21, 2009	Sheet Modified Date
		Tuesday, September 06, 2011	





B Control MCU Power & Bypass




<Schematic Path> TOP

Designed: JNO		Approved: JNO		Schematic Title	
Size A3		BCM Doc No: <Cage Code>		EFM32 Development Kit - Mainboard	
Design Created Date: Wednesday, December 03, 2008		Sheet Created Date: Saturday, March 21, 2009		Page Title	
				Control MCU - Board Control interface	
				Document number	
				BRD3201A	
				Revision	
				A02	
				Sheet	
				12 of 22	




Mode	DEBUG_MCU_SW_ENABLE	DEBUG_DH_SW_ENABLE	DEBUG_BUF_#OE	DH_VTARGET	VTARGET
Debug Out	0	1	0	External voltage	External voltage
MCU Debug	1	0	0	Disconnected	VMCU
Debug In	1	1	1	VMCU	VMCU

Schematic Title		EFM32 Development Kit - Mainboard	
Page Title		Debug Interface	
Document number		BRD3201A	
Designed:	JNO	Approved:	JNO
Size:	A3	BCM Doc No:	<Cage Code>
Design Created Date:	Wednesday, December 03, 2008	Sheet Created Date:	Saturday, March 21, 2009
		Sheet Modified Date:	Tuesday, September 06, 2011
		Revision	A02
		Sheet	13 of 22





Mode	DEBUG_MCU_SW_ENABLE	DEBUG_TH_SW_ENABLE	TRACE_BUF_#OE
Trace OUT	0	1	0
MCU Trace	1	0	0
Trace IN	1	1	1




<Schematic Path>
TOP


Schematic Title		EFM32 Development Kit - Mainboard	
Page Title		Trace Interface	
Designed: AG	Approved: JNO	Document number BRD3201A	Revision A02
Size A3	BOM Doc No: <Cage Code>	Sheet Created Date Monday, February 28, 2011	Sheet Modified Date Thursday, September 08, 2011
Design Created Date: Wednesday, December 03, 2008	Sheet Created Date Monday, February 28, 2011	Sheet Modified Date Thursday, September 08, 2011	Sheet 14 of 22



<Schematic Path>		Schematic Title	
TOP		EFM32 Development Kit - Mainboard	
Designed: JNO		Page Title Board Control - EFM32 bus level shift & switch	
Approved: JNO		Document number BRD3201A	
Size: A3	BCM Doc No: <Cage Code>	Revision A02	Sheet 15 of 22
Design Created Date: Wednesday, December 03, 2008	Sheet Modified Date: Saturday, March 21, 2009	Sheet Created Date: Tuesday, September 06, 2011	






Power & Decoupling




**<Schematic Path>
TOP**



Schematic Title		EFM32 Development Kit - Mainboard	
Page Title		Board Control - EFM32 bus level shift & switch 2	
Document number		BRD3201A	
Designed: JNO	Approved: JNO	Sheet Created Date Wednesday, December 03, 2008	Sheet Modified Date Tuesday, September 06, 2011
Size A3	BCOM Doc No: <Cage Code>	Sheet Created Date Wednesday, March 16, 2011	Sheet Modified Date Tuesday, September 06, 2011
		Revision	A02
		Sheet	16 of 22



B: Pins 64 -> 83




B: Pins 0 -> 15




<Schematic Path>
TOP


Schematic Title		EFM32 Development Kit	
Page Title		EXP32 signal assignments #1	
Designed:	Approved:	Document number	Revision
JNO	JNO	BRD3201A	A02
Size: A3	BCM Doc No: <Cage Code>	Sheet Created Date	Sheet Modified Date
Design Created Date:	Wednesday, December 03, 2008	Saturday, March 21, 2009	Tuesday, September 06, 2011
		Sheet	17 of 22



B: Pins 44 -> 63



Switch Indicators












Power & Bypass

<Schematic Path>
TOP

Schematic Title		EFM32 Development Kit - Mainboard	
Page Title		EXP32 signal assignments #2	
Document number		BRD3201A	
Designed:	JNO	Approved:	JNO
Size:	A3	Revision:	A02
Design Created Date:	Wednesday, December 03, 2008	Sheet Created Date:	Saturday, March 21, 2009
Sheet Modified Date:	Tuesday, September 06, 2011	Sheet	18 of 22





EFM32_B[83..0]

EFM32_A[83..0]







<Schematic Path>
TOP

Schematic Title		EFM32 Development Kit - Mainboard	
Page Title		EFM32 Board Connectors	
Designed:	Approved:	Document number	Revision
JNO	JNO	BRD3201A	A02
Size	BCM Doc No:	Sheet Created Date	Sheet Modified Date
A3	<Cage Code>	Wednesday, December 03, 2008	Tuesday, September 06, 2011
Design Created Date		Sheet Created Date	Sheet Modified Date
Wednesday, December 03, 2008		Saturday, March 21, 2009	Tuesday, September 06, 2011
Sheet Created Date		Sheet Modified Date	Sheet
Wednesday, December 03, 2008		Saturday, March 21, 2009	19 of 22



<Schematic Path>
TOP

Schematic Title		EFM32 Development Kit - Mainboard	
Page Title		EXP32 Board Connectors	
Designed:	Approved:	Document number	Revision
JNO	JNO	BRD3201A	A02
Size	BCM Doc No:	Design Created Date	Sheet Created Date
A3	<Cage Code>	Wednesday, December 03, 2008	Saturday, March 21, 2009
		Sheet Modified Date	Sheet
		Tuesday, September 06, 2011	20 of 22



<Schematic Path>
TOP

Schematic Title		EFM32 Development Kit - Mainboard	
Page Title		EFM Power and AEM	
Document number		BRD3201A	
Designed:	JNO	Approved:	JNO
Size:	A3	BOB Doc No:	<Cage Code>
Design Created Date:	Wednesday, December 03, 2008	Sheet Created Date:	Wednesday, August 19, 2009
		Sheet Modified Date:	Tuesday, September 06, 2011
		Revision	A02
		Sheet	22 of 22