1. Introduction

Ethernet has become the preferred method of data transport over the last few decades because of its low operation cost and universal adoption in both enterprise and residential markets. It was a natural step for its application in the wide area network (WAN) which has been historically dominated by synchronous networks (e.g. SONET/SDH). Since Ethernet or packet based networks operate asynchronously, it cannot support many of the traditional applications that depend on synchronization such as circuit switched services and wireless backhaul. Synchronous Ethernet (SyncE) and packet timing using the IEEE 1588 protocol are key solutions to the transport of frequency synchronization over packet networks which will ultimately drive the interoperability of carrier Ethernet and legacy networks. This application note examines why frequency synchronization is necessary when transferring data within a SONET/SDH network and how packet networks transfer data without any synchronization. We will look at methods for transporting synchronization and propose potential synchronized timing implementations.

Most of the discussions in this application note will be based on a hypothetical network which is shown in Figure 1. The core of the network is based on asynchronous packet nodes, with synchronous SONET/SDH network elements transporting services closer to the edge of the network, eventually reaching end applications through customer premise equipment (CPE). The challenge with this network topology is enabling the asynchronous packet network to communicate with the synchronous SONET/SDH network elements. Before exploring possible solutions it is important to understand why synchronization is necessary when transferring data within SONET/SDH equipment, and why it is not in packet networks.

Figure 1. Example Network with Mixed Synchronous and Asynchronous Equipment
1.1. Synchronization of SONET/SDH Networks

Networks based on time division multiplexing (TDM), such as SONET/SDH or PDH, require precise frequency synchronization at each of its data interfaces for efficient transfer of information. In fact, without frequency synchronization, many of the services being carried over TDM networks would suffer or simply fail to work. An example of two SONET/SDH Network Elements (NE) communicating with each other is shown in Figure 2. Both the transmitting network element (Tx NE) and the receiving network element (Rx NE) operate from their own local clock frequencies (i.e., Tx Local Clock and Rx Local Clock) which are both synchronized to the same frequency source (an atomic clock or stratum 1 reference).

Data is exchanged from the Tx NE to the Rx NE through a slip buffer which is essentially a dual port memory. Data is written to the slip buffer using the Tx NE’s recovered clock frequency, and read out of the slip buffer at the Rx NE’s local clock frequency. It is important that the rate at which the data is being written is the same to the rate at which the data is being read. Otherwise the write and read pointers would cross causing a loss of data. This is referred to as a data slip. The objective of frequency synchronization in SONET/SDH networks is to ensure that the write and read pointers operate at the same average frequency eliminating the chance of a data slip. So a systematic approach of precise frequency distribution across the entire SONET/SDH network is critical to its operation.

Achieving frequency synchronization at every NE is accomplished with a hierarchical frequency distribution scheme separated into discrete categories of frequency accuracy called stratum levels. The hierarchy starts with the highest level of frequency accuracy using an atomic clock standard defined as a stratum 1 level clock with ±0.00001 ppm free run accuracy. This frequency accuracy is transmitted to the stratum 2 clocks (±0.016 ppm free run accuracy) in the building integrated timing supply (BITS), which in turn supplies all the NEs’ stratum 3 local clocks (±4.6 ppm free run accuracy). It is important to note that when all the clocks in the timing path are synchronized, the network element local clocks will also take on the frequency accuracy of the stratum 1 level clock. This is referred to as stratum 1 traceability and ensures no data slips.

Figure 2. Data Transfer Between Two SONET/SDH Network Elements

Achieving frequency synchronization at every NE is accomplished with a hierarchical frequency distribution scheme separated into discrete categories of frequency accuracy called stratum levels. The hierarchy starts with the highest level of frequency accuracy using an atomic clock standard defined as a stratum 1 level clock with ±0.00001 ppm free run accuracy. This frequency accuracy is transmitted to the stratum 2 clocks (±0.016 ppm free run accuracy) in the building integrated timing supply (BITS), which in turn supplies all the NEs’ stratum 3 local clocks (±4.6 ppm free run accuracy). It is important to note that when all the clocks in the timing path are synchronized, the network element local clocks will also take on the frequency accuracy of the stratum 1 level clock. This is referred to as stratum 1 traceability and ensures no data slips.
A NE that receives its timing from a BITS source as described above is considered to be in external timing mode. This is the most reliable method of synchronization distribution, but it also requires the expense of maintaining redundant BITS equipment at the central office. To reduce the cost of synchronization distribution, an alternative method of synchronization distribution called line timing was adopted. A diagram comparing external timing and line timing methods is shown in Figure 3.

![Diagram showing external timing and line timing](image)

**Figure 3. Line Timing Distribution in SONET/SDH Networks**

Since the data transmitted from an externally timed NE is synchronized to a stratum 1 clock, the recovered clock at the receiving NE can be used as a timing source. Now that both the Tx NE and Rx NE are synchronized to the same source, no data slips will occur. A line timed NE can pass this stratum 1 traceable reference to downstream NEs. The concept of transmitting frequency synchronization through line timing is a very important one to understand since the same concept is used to distribute frequency synchronization across packet networks using the synchronous Ethernet (SyncE) method.
1.2. Timing In Packet Networks
Ethernet based packet networks are said to be asynchronous in nature. In other words they can reliably transfer data between two nodes with far less frequency accuracy than TDM based networks. Instead of using a circular slip buffer to resolve the frequency difference between transmitting and receiving nodes, they use a much larger data buffer at the receiver with flow control mechanisms to prevent overflow or underflow. All that is required for reliable data transmission is a free-running clock of ±100 ppm at both ends of the transmission path. This concept is illustrated in Figure 4.

![Figure 4. Data Transfer Between Two Packet Nodes](image-url)
2. The Need For Synchronization Distribution in Packet Networks

Many of the services provided by packet networks operate perfectly fine with its asynchronous nature. Packet networks provide a relatively low cost means of service delivery for carriers. But some services still rely on a TDM network’s ability to provide synchronized services and delivery of a highly accurate frequency and time reference. An example is wireless backhaul where precise time and frequency information is needed for proper handoff as subscribers leave a cell to enter another. As much as carriers would like the idea of managing a single network, both TDM networks and packet networks are required to deliver many of the services provided today. The challenge is ensuring proper transfer of data between synchronous and asynchronous networks. The example network in Figure 1 illustrates a core packet network combined with a SONET/SDH network that is responsible for distributing services closer to the edge. Wireless base stations provide connectivity between the network and its mobile subscribers. The issue with this network is that without frequency synchronization, the packet network cannot reliably transfer data to the TDM network. In other words, data cannot be transferred at a free-running ±100 ppm rate to a slip buffer that expects a stratum 1 traceable transfer rate (±0.0001 ppm). It would result in an unacceptable amount of data slips at the TDM interface. And without accurate frequency synchronization, the packet network would never be able to provide time and frequency information to the wireless base stations.

One possible solution to “synchronizing” the packet network is adding a BITS timing source traceable to a stratum 1 at every node that needs to communicate with a TDM network element. But this would be cost prohibitive. The ITU (International Telecommunication Union) has identified two possible solutions for distributing precise frequency synchronization across packet based networks. Synchronous Ethernet (SyncE) is one method and is based on physical layer clock distribution which relies on the concept of line timing as described in section 1.1. The second method relies on dedicated time stamp messages carried by data packets. The ITU does not dictate a specific timestamp protocol, but PTP (Precision Time Protocol) which was standardized by IEEE 1588 has been universally adopted for use in timing distribution for telecom networks because of its performance. Both SyncE and packet based (1588) synchronization methods are specified by the ITU-T G.8261 standard.

2.1. Synchronous Ethernet (SyncE)

Synchronous Ethernet is a method used to distribute stratum 1 traceable frequency synchronization to packet (Ethernet) nodes that need to communicate with TDM network elements. It is also used to distribute timing to applications that rely on precise frequency synchronization such as wireless backhaul. The hypothetical network of Figure 1 has been modified in Figure 5 to show a potential SyncE timing path. Now that both packet node A and SONET/SDH network element B have frequency synchronization traceable to a stratum 1, both can communicate with each other without data slips caused by buffer overflow or underflow. This would have been impossible without frequency synchronization.
SyncE frequency synchronization is achieved through the physical layer in the same way that SONET/SDH line timing distributes its timing. This simply means replacing the free-running ±100 ppm clocks normally supplying the TX Clocks to the Ethernet PHYs with phase-locked loops (PLL) as shown in Figure 6. A synchronization chain is formed by using a stratum 1 traceable source at one end which is then recovered at downstream PHYs and re-transmitted down the chain. It is important to note that every node in the chain must be capable of recovering and re-transmitting frequency synchronization. Inserting an asynchronous node in the path would break the chain of synchronization.
The performance characteristics of the PLLs used to receive and re-transmit the frequency synchronization in a SyncE chain is governed by the ITU-T G.8262 standard. It defines two possible PLLs performance options: Ethernet Equipment Clock (EEC) Option 1 and EEC Option 2. EEC Option 1 is based on the 2.048 kpbs hierarchy governed by G.813 Option 1 which is used in Europe and Asia. EEC Option 2 is based on the 1.544 kpbs hierarchy governed by G.812 Type IV or Stratum 3 which is predominantly used in North America. A high level performance summary for each option is shown in Table 1. Full performance details are covered in G.8262.

Table 1. EEC Option 1 and EEC Option 2 High Level Performance Summary

<table>
<thead>
<tr>
<th></th>
<th>EEC Option 1</th>
<th>EEC Option 2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(G.813 Option 1)</td>
<td>(G.812 Option IV)</td>
</tr>
<tr>
<td>Free-run Accuracy (ppm)</td>
<td>±4.6 ppm</td>
<td>±4.6 ppm</td>
</tr>
<tr>
<td>Holdover Stability (ppm/day)</td>
<td>±2 ppm</td>
<td>±0.37 ppm</td>
</tr>
<tr>
<td>Filtering Bandwidth</td>
<td>1 - 10 Hz</td>
<td>0.1 Hz</td>
</tr>
<tr>
<td>Jitter Generation (ps pk-pk) (@ Ethernet Output Interface)</td>
<td>GbE: 400 ps pp, 2.5 kHz to 10 MHz</td>
<td></td>
</tr>
<tr>
<td></td>
<td>10GbE: 50 ps pp, 20 kHz to 80 MHz</td>
<td></td>
</tr>
</tbody>
</table>

A typical application circuit of a Carrier Ethernet Switch/Router supporting SyncE is shown in Figure 7. A clock is recovered from the upstream Ethernet datapath which was transmitted using a Stratum 1 traceable reference. The Si5342 provides wander and jitter filtering, holdover, frequency translation, and low jitter clock generation for the Ethernet PHY. The Si5342 is fully compliant with G.8262 clocking requirements and supports both EEC Option 1 and EEC Option 2.
The Si5342 Synchronous Ethernet Clock is an ideal solution for supplying the transmit clock to 1G/10G/40G Ethernet PHYs supporting SyncE. It accepts TDM or Ethernet recovered clock frequencies directly from a PHY or a redundant backplane and generates synchronous Ethernet clock frequencies that easily meet the jitter performance of GbE/10GbE/40GbE PHYs with significant margin. The key features of the Si5342 include:

- Fully compliant with SyncE clock requirements (ITU G.8262). Supports EEC Option 1 and EEC Option 2 without the need of an expensive timing card clock.
- Generates any output frequency (100 Hz to 800 MHz) from any input frequency (8 kHz to 750 MHz)
- Simplifies clock synchronization between Ethernet, SONET/SDH and TDM
- Industry's lowest-jitter SyncE-compliant clock (0.150 ps rms phase jitter (12 kHz–20 MHz))
- Integrated loop filter with selectable loop bandwidths: 0.1 Hz; 1 to 10 Hz
- Reprogrammable to any-frequency without BOM changes. No external crystals required
- Automatic/manual hitless switching and holdover during loss of input clock
- Loss of lock and loss of signal alarms
- Programmable output clock signal format: LVPECL, LVDS, CML, CMOS, HCSL
- 1.8 V core supply; 1.8 / 2.5 / 3.3 V I/O Supply
- On-chip voltage regulator with excellent PSRR
- Small form factor 7x7 mm QFN. Up to 80% smaller than traditional SyncE clocks
- Up to 80% lower power than traditional SyncE clocks
2.2. Packet Based Timing (IEEE 1588)

Instead of transmitting frequency synchronization over the physical layer with line timing or SyncE methods, packet based timing relies on time stamp packets inserted in the data stream. Time stamps are inserted at the master node where a stratum 1 traceable reference is available, and then extracted at the slave clock where the synchronized frequency reference is needed. An example of a network using packet timing to distribute frequency synchronization between the master clock and its slave clocks is shown in Figure 8. The advantage of using packet based timing is that nodes between the master and slave clocks can remain asynchronous. This avoids expensive "forklift upgrades" of existing equipment. Only slave nodes that require precise frequency synchronization for communicating with other SONET/SDH network elements need to incorporate the timing extraction circuitry. The rest of the packet network can remain asynchronous. This is a key advantage over physical layer timing methods (e.g., SyncE) that need synchronous timing circuitry at every node. Another advantage of packet based timing is in its ability to transmit both frequency accuracy and phase information which is essential in applications such as wireless networks (e.g., LTE, WiMax, W-CDMA). SyncE is only capable of transmitting frequency accuracy.

![Figure 8. Packet Based Timing Distribution](image)

A block diagram showing timing packet insertion and extraction in greater detail is shown in Figure 9. The 1588 time stamping function (which could be a stand alone device, or built-in the PHY) inserts timing packets into the data packet stream at the master clock. The stratum 1 traceable clock at the master ensures accurate frequency and phase time stamping. The combined packet stream is sent across to the slave without any adjustments made to the time stamp information by intermediate asynchronous nodes. Timing packets are extracted and processed at the slave and used to generate a clock that is synchronous with the master clock's phase and frequency.
Although the distribution of frequency and phase using timestamp packets may seem like a simple concept, it faces many challenges. The 1588 protocol operates on a two way exchange of timing messages to ensure a closed feedback path, and it relies on the assumption that this two way exchange is symmetric. However this is not the case in real packet based networks. Ethernet switches and routers operate on a store and forward mechanism which introduces variable delay in receiving and transmitting packets depending on traffic patterns and congestion. This phenomena is called packet delay variation (PDV) and is one of the limiting factors for the transmitted frequency accuracy and phase accuracy through the synchronous timing path. Packet delay variation worsens with the number of asynchronous nodes between the master and slave clocks, so there is a performance trade-off with adding more nodes. The IEEE 1588 protocol was recently updated with version 2 (1588v2) which introduced the concept of transparent clocking to help alleviate the performance issues introduced with PDV. With transparent clocking, time stamps are updated at every asynchronous node compensating for the variable packet delay. In other words, it makes the delay variation “transparent” to the timing distribution mechanism and ultimately improves the frequency and phase accuracy. The downside of transparent clocking is that every node in the timing path must support the new 1588v2 time stamping protocol. This will become less of an issue as new hardware is deployed in the network. Table 2 identifies the advantages for each of the packet timing distribution solutions.

**Figure 9. Timing Synchronization Using IEEE 1588**

Although the distribution of frequency and phase using timestamp packets may seem like a simple concept, it faces many challenges. The 1588 protocol operates on a two way exchange of timing messages to ensure a closed feedback path, and it relies on the assumption that this two way exchange is symmetric. However this is not the case in real packet based networks. Ethernet switches and routers operate on a store and forward mechanism which introduces variable delay in receiving and transmitting packets depending on traffic patterns and congestion. This phenomena is called packet delay variation (PDV) and is one of the limiting factors for the transmitted frequency accuracy and phase accuracy through the synchronous timing path. Packet delay variation worsens with the number of asynchronous nodes between the master and slave clocks, so there is a performance trade-off with adding more nodes. The IEEE 1588 protocol was recently updated with version 2 (1588v2) which introduced the concept of transparent clocking to help alleviate the performance issues introduced with PDV. With transparent clocking, time stamps are updated at every asynchronous node compensating for the variable packet delay. In other words, it makes the delay variation “transparent” to the timing distribution mechanism and ultimately improves the frequency and phase accuracy. The downside of transparent clocking is that every node in the timing path must support the new 1588v2 time stamping protocol. This will become less of an issue as new hardware is deployed in the network. Table 2 identifies the advantages for each of the packet timing distribution solutions.
A typical implementation example of packet timing distribution is shown in Figure 10. Timing packets are recovered from the receive PHY at the slave clock, and interpreted at the 1588 core. A CPU retrieves the extracted 1588 timestamps, processes the information using a servo loop algorithm, and steers a digitally controlled crystal oscillator (DCO) to produce the final synchronous clock which is traceable to the master clock.

Table 2. SyncE and IEEE 1588 Timing Distribution Comparison Matrix

<table>
<thead>
<tr>
<th></th>
<th>SyncE</th>
<th>IEEE 1588</th>
<th>IEEE 1588 + Transparent Clocking</th>
</tr>
</thead>
<tbody>
<tr>
<td>Timing Path Continuity</td>
<td>All nodes in the timing path must support SyncE. Any ±100 ppm free-running nodes in the timing path will break chain of synchronization.</td>
<td>Only Master and Slave nodes need to support 1588. Nodes between these are totally unaware of the timing packets and can run using ±100 ppm free-running clocks.</td>
<td>All nodes between Master and Slave need to support 1588. Nodes between these can run using ±100 ppm free-running clocks.</td>
</tr>
<tr>
<td>Number of Nodes in the Synchronous Timing Path</td>
<td>Frequency accuracy can be distributed over several nodes (&lt;60) before being re-timed by a higher level clock.</td>
<td>Number of ±100 ppm free-running nodes in the timing path between the master and slave is limited (&lt;10)</td>
<td>Number of ±100 ppm free-running nodes in the timing path between the master and slave is improved (&gt;10). The maximum limit is dependent on the application and the servo loop algorithms.</td>
</tr>
<tr>
<td>Frequency Accuracy</td>
<td>Meets the same performance requirements as SONET/SDH line timing.</td>
<td>Much lower frequency accuracy than SyncE. Performance is dependent on the network’s PDV.</td>
<td>Lower frequency accuracy than SyncE. Performance is much less dependent on the network’s PDV.</td>
</tr>
<tr>
<td>Phase Alignment</td>
<td>Not supported</td>
<td>Phase alignment up to 1 µs is possible depending on PDV.</td>
<td>Phase alignment less than 1 µs is possible.</td>
</tr>
<tr>
<td>Time Of Day</td>
<td>Not supported</td>
<td>Supported</td>
<td>Supported</td>
</tr>
</tbody>
</table>

A typical implementation example of packet timing distribution is shown in Figure 10. Timing packets are recovered from the receive PHY at the slave clock, and interpreted at the 1588 core. A CPU retrieves the extracted 1588 timestamps, processes the information using a servo loop algorithm, and steers a digitally controlled crystal oscillator (DCO) to produce the final synchronous clock which is traceable to the master clock.
The Si5338 I²C programmable clock generator offers digitally-controlled frequency adjustment, which is necessary for converting 1588 time stamp information to a final output clock. Table 3 highlights the Si5338 performance parameters.

Table 3. Si5338 I²C Programmable Clock Generator and DCO Features

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Center Frequency (programmable)</td>
<td>10–710 MHz</td>
</tr>
<tr>
<td>Frequency Adjustment Resolution</td>
<td>Less than 1 ppb*</td>
</tr>
<tr>
<td>RMS Jitter (12 kHz–20 MHz)</td>
<td>Less than 1 ps rms (12 kHz–20 MHz)</td>
</tr>
<tr>
<td>Temperature Stability</td>
<td>Dictated by the TCXO/OCXO</td>
</tr>
</tbody>
</table>

*Note: ppb = parts per billion
3. Conclusion

There is an undeniable need to combine services supplied by data efficient packet networks with the ones served by the large installed base of traditional SONET/SDH networks. Without synchronization, SONET/SDH services cannot operate over these asynchronous packet networks. Both SyncE and packet timing/1588 offer viable solutions in unifying service delivery over both networks. Silicon Labs provides key timing components to enable timing distribution over these next generation networks.
4. References

- “Introduction to IEEE 1588 & Transparent Clocks”, Caleb Gordon, 2009
- “Timing Recovery for IEEE 1588 Applications in Telecommunications”, Ravi Subrahmanyan, June 2009
- “Tutorial: Use of the physical layer for transporting frequency”, Michael Mayer, ISTF 2008
- ITU-T G.812, “Timing requirements of slave clocks suitable for use as node clocks in synchronization networks”, 06/2004
- ITU-T G.813, “Timing characteristics of SDH equipment slave clocks (SEC), 03/2003
DOCUMENT CHANGE LIST

Revision 0.1 to Revision 0.2
- Updated Figure 10.

Revision 0.2 to Revision 0.3
- Updated Figure 7 on page 8.
- Updated Figure 10 on page 11.
- Updated Table 3 on page 12.
- Added Si5328 Synchronous Ethernet clock product description.
- Added recommendation that Si5338 be used as a frequency-flexible DCO in IEEE1588 applications.

Revision 0.3 to Revision 1.0
- Updated references to Si5342 throughout document.
Disclaimer
Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and “Typical” parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A “Life Support System” is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information
Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, “the world’s most energy friendly microcontrollers”, Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPiLL®, ISOmodem®, Precision32®, ProSiLiC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.