

# PACKET HANDLER OPERATION FOR SI446x RFICS

## 1. Introduction

This application note discusses the operation of the Packet Handler (PH) on the Si446x family of RFICs. Details of operation in both TX mode and RX mode are provided. The purpose of this application note is to expand upon the information available in the data sheets for Si446x devices. This application note does *not* discuss direct mode or raw data mode (as may be required by legacy systems with non-standard packet structures). A thorough understanding of the topics discussed within this application note will be helpful in construction of a typical packet structure such as that shown in Figure 1.




Figure 1. General Packet Structure

In order to completely specify the structure of the packet, it is necessary to configure the Preamble, Sync Word, and Data fields. Configuration of these fields is provided by four groups of properties accessible through the API:

- Property Group 0x10xx=Preamble Configuration
- Property Group 0x11xx=Sync Word Configuration
- Property Group 0x12xx=Packet Field Configuration
- Property Group 0x30xx=Match (Header Check) Configuration

Although the PH itself is concerned only with configuration of the Packet Fields (property group 0x12xx), all four property groups are discussed within this document; a thorough understanding of configuration of these groups is required to construct a desired packet structure.

It is assumed that the user has a basic familiarity with the API for the Si446x family of RFICs. All configurations of the PH discussed within this application note are accomplished through the use of published API calls.

## 2. Packet Handler Overview

The Si446x family of chips contains circuit functionality known as the automatic Packet Handler (PH). The purpose of the PH is to automatically perform basic packet structure construction (in TX mode) or deconstruction (in RX mode), without the need for MCU control or intervention. The usual fields needed for packet generation (such as Preamble and Sync Word) normally change infrequently and can therefore be stored in registers. Automatically adding these fields to the Payload data greatly reduces the required computational power of the MCU, allowing use of a less-complex (i.e., cheaper) MCU.

The PH has little benefit unless the chip is also operated in FIFO mode (as opposed to Direct mode where the bits of the transmit or receive data stream are processed in real-time on a physical input or output pin). Therefore, operation of the chip in FIFO mode is assumed throughout this document, unless noted otherwise.

The functionality of the PH may be enabled or disabled in RX mode. Enabling/disabling of the PH functionality is provided in Property 0x1206 PKT\_CONFIG1 by the PH\_RX\_DISABLE bit D6. However, if the PH is disabled the receiver may only be operated in Direct mode; operation in FIFO mode is not possible. The PH remains enabled at all times in TX mode.

	PKT_CONFIG1									
7	6	5	4	3	2	1	0			
PH_FIELD_SPLIT	PH_RX_DISABLE	DEMOD_4FSK_EN	RX_MULTI_PKT	MANCH_POL	CRC_INVERT	CRC_ENDIAN	BIT_ORDER			
0	0	0	0	0	0	0	0			

Figure 2. Property 0x1206 PKT\_CONFIG1, General Packet Configuration Bits

The functionality of the PH includes the following:

- Detection/validation of Preamble quality in RX mode (PREAMBLE\_VALID signal)
- Detection of Sync word in RX mode (SYNC\_OK signal)
- Detection of valid packets in RX mode (PKT\_VALID signal)
- Detection of CRC errors in RX mode (CRC\_ERR signal)
- Data de-whitening and/or Manchester decoding (if enabled) in RX mode
- Match/Header checking in RX mode
- Storage of Data Field bytes into FIFO memory in RX mode
- Construction of Preamble field in TX mode
- Construction of Sync field in TX mode
- Construction of Data Field from FIFO memory in TX mode
- Construction of CRC field (if enabled) in TX mode
- Data whitening and/or Manchester encoding (if enabled) in TX mode



## 3. Packet Handler in TX Mode

In TX mode, operation of the PH has no meaning *unless* the chip is also operated in FIFO mode. This is self-evident; if the bits of the transmit data stream are provided by the host MCU in real-time on a physical input pin, the entire structure of the transmit packet is already determined and there is no additional functionality for the PH to provide. Thus the true benefit of the PH in TX mode is only realized when the Data Field bytes are programmed into FIFO memory, and the remainder of the packet structure is automatically constructed using the PH functionality. The PH functionality always remains enabled in TX mode; there is no enable/disable property for the PH in TX mode as there is in RX mode.

### 3.1. Preamble Field

The Preamble field is configured through the Preamble property group 0x1000-0x1008. These properties may be used to configure parameters such as selection of a standard or non-standard preamble pattern, preamble length, and preamble polarity (i.e., 1010 pattern or 0101 pattern).

#### 3.1.1. Selection of Standard or Non-Standard Preamble

Selection of standard or non-standard Preamble pattern is specified by the STANDARD\_PREAM[1:0] field in the PREAMBLE\_CONFIG property 0x1004. A standard preamble pattern is one that consists of an alternating pattern of 1's and 0's, such as a 1010 pattern or a 0101 pattern. A 1010 pattern may be selected by setting STANDARD\_PREAM = 2'b01, while a 0101 pattern may be selected by setting STANDARD\_PREAM = 2'b10.

A non-standard preamble pattern is any regularly-repeating pattern that does **not** consist of alternating 1's and 0's. An example of a non-standard preamble pattern might be 11101110. Operation with a non-standard pattern may be selected by setting STANDARD\_PREAM = 2'b00. It is necessary to additionally specify the actual structure of the non-standard repeating pattern, as discussed in "3.1.3. Configuration of Non-Standard Preamble Pattern".

	PREAMBLE_CONFIG											
7 6	5	4	3	2	1	0						
0x0	PREAM_FIRST_1_OR_0	LENGTH_CONFIG	MAN_CONST	MAN_ENABLE	STANDAN [1							
0x0	1	0	0	0	0:	к1						

Figure 3. Property 0x1004 PREAMBLE\_CONFIG, Standard/Non-Standard Preamble Selection

#### 3.1.2. TX Preamble Length

The length of the transmitted Preamble field is specified by the TX\_LENGTH[7:0] field in the PREAMBLE\_TX\_LENGTH property 0x1000. Depending upon the setting of the LENGTH\_CONFIG bit D4 in property PREAMBLE\_CONFIG 0x1004 (refer to Figure 3), the meaning of this field is in units of nibbles (4 bits) or bytes. If the LENGTH\_CONFIG bit is cleared, the TX\_LENGTH field is specified in nibbles; if the LENGTH\_CONFIG bit is set, the TX\_LENGTH field is specified in bytes. For example, if LENGTH\_CONFIG = 0 = nibbles and TX\_LENGTH = 4, the transmitted Preamble length will be 4 nibbles = 16 bits. If LENGTH\_CONFIG = 1 = bytes and TX\_LENGTH = 4, the transmitted Preamble length will be 4 bytes = 8 nibbles = 32 bits. The maximum Preamble length that may be specified is 255 bytes = 510 nibbles = 2040 bits.

It is possible to obtain a Preamble of length zero by simply setting the TX\_LENGTH [7:0] field=0x00. In such a case, the transmission of the Preamble is skipped entirely and the next field (e.g., Sync Word) will be the first transmitted field. If the user desires a Preamble whose length exceeds 255 bytes, it is not possible to use the PH. In such a case, it will be necessary to disable the Preamble and Sync Word fields and to program the *entire* packet structure in the FIFO memory, or to construct the entire packet structure in the host MCU and to provide it to the RFIC in real-time over a physical input pin (i.e., TX Direct mode).

The TX\_LENGTH [7:0] field is normally used only in TX mode. There is no purpose to specifying a Preamble length in RX mode during reception of a Standard Preamble (i.e., 1010 or 0101 pattern), as the chip does not use prior knowledge of the length of the Preamble field in determining when the Sync Word field begins. However, in RX mode during reception of a Non-Standard Preamble this property should be configured with the expected



Preamble length; this provides an upper timeout limit on the Sync Word search algorithm.




Figure 4. Property 0x1000 PREAMBLE\_TX\_LENGTH, Length of TX Preamble

### 3.1.3. Configuration of Non-Standard Preamble Pattern

When operation with a non-standard Preamble pattern has been selected by setting STANDARD\_PREAM=2'b00, it is additionally necessary to specify the desired non-standard pattern. There are two aspects to configuring the non-standard Preamble pattern:

- Setting the number of bits that will be repeated (PATTERN\_LENGTH)
- Configuring the actual value of this repetitive pattern (PREAMBLE\_PATTERN\_31\_0)




Figure 5. Property 0x1002 PREAMBLE\_CONFIG\_NSTD, Length of Non-Standard Pattern

The PATTERN\_LENGTH[4:0] field in the PREAMBLE\_CONFIG\_NSTD property 0x1002 is used to specify the number of valid pattern bits to be repeated. The number of bits in the repeating pattern is the value of this field + 1 bit. This field does not affect the total length of the transmitted Preamble; the length of the TX Preamble is specified by the TX\_LENGTH[7:0] field as discussed above. Thus the non-standard pattern will repeat a number of times equal to (TX\_LENGTH\_in\_bytes \* 8) / (PATTERN\_LENGTH + 1). As an example, if the TX\_LENGTH field was set to 7 bytes = 56 bits and PATTERN\_LENGTH[4:0] = 5'b00111 = 8 bits, the programmed non-standard preamble pattern will be repeatedly transmitted a total of 7 times.

The actual value of the repetitive pattern is specified in the PREAMBLE\_PATTERN\_31\_0 properties 0x1005-0x1008. The pattern is always sent in order of bits 0-31, time-wise (i.e., little-endian). It is not necessary to specify the values of unused bits of the PREAMBLE\_PATTERN field.

As an example, if the PATTERN\_LENGTH field is set = 5'b00111 = 8 bits, and the PREAMBLE\_PATTERN\_7\_0 field is set = 0xA7, the pattern of bits transmitted over the air interface will be 11100101 11100101 (repeating).

It is self-evident from the length of the PREAMBLE\_PATTERN field (as well as the maximum possible value of the PATTERN\_LENGTH field) that the maximum length of the repetitive pattern is 32 bits.

If Manchester encoding/decoding is enabled, the values of the PREAMBLE\_PATTERN\_31\_0 properties are expressed in chips (i.e., after Manchester encoding in TX mode, or before Manchester decoding in RX mode).



		PREA	MBLE_P.	ATTERN	31_24							
7	6	5	4	3	2	1	0					
		PA	TTERN_3	1_24[7:	0]							
	0x00											
	PREAMBLE_PATTERN_23_16											
7												
	PATTERN_23_16[7:0]											
			0x	00								
		PREA	AMBLE_P	ATTERN	15_8							
7	6	5	4	3	2	1	0					
		P	ATTERN_	15_8[7:0	]							
			0x	:00								
		PRE	AMBLE_I	PATTERN	7_0							
7	7 6 5 4 3 2 1 0											
		F	ATTERN	7_0[7:0	]							
	0x00											

Figure 6. Property 0x1005-08 PREAMBLE\_PATTERN\_31\_0, Non-Standard Preamble Pattern

## 3.1.4. Manchester Encoding Across the Preamble

Manchester Encoding of the Preamble is configured through the PREAMBLE\_CONFIG property 0x1004. Manchester Encoding of the Preamble field is enabled by setting the MAN ENABLE bit D2 of this property.

	PREAMBLE CONFIG											
7 6	5	4	3	2	1	0						
0x0	PREAM_FIRST_1_OR_0	LENGTH_CONFIG	man_const	MAN_ENABLE	STANDAN [1:							
0x0	1	0	0	0	02	k1						

Figure 7. Property 0x1004 PREAMBLE\_CONFIG, Manchester Encoding Options

Manchester encoding works by replacing each data bit by two data bits. The two replacement data bits are of opposite polarity (i.e., either a 10 or 01 pattern), thus ensuring a balanced number of 1's and 0's and regular edge transitions. The effective data rate is unchanged but the actual number of bits on the air interface is doubled. The normal encoding polarity is such that a 1 data bit is encoded to a 01 Manchester bit pattern, while a 0 data bit is encoded to a 10 Manchester bit pattern.

However, performing Manchester encoding across the Preamble field presents potential difficulties. As a normal Preamble already consists of a "1010..." pattern that contains regular bit transitions, there is little need for encoding to ensure dc-free transmission. Furthermore, if normal Manchester encoding is applied to a "1010..." pattern, the result would be a "011001100110..." pattern at twice the data rate, and thus not discernible from the original pattern anyway. As a result, the Preamble field is handled in a special fashion when Manchester encoding is enabled. If the MAN\_CONST bit D3 is additionally set, the pre-encoded Preamble field is internally replaced by a constant "1111..." or "0000..." pattern. After encoding, these sequences become "010101..." and "101010...", respectively,



which are the desired Manchester-encoded results. In this fashion, the Preamble-like structure of alternating 1's and 0's is retained, but now occurs at the desired chip rate. The pre-encoded pattern (i.e., "1111..." or "0000...") is selected by the STANDARD\_PREAM[1:0] field in bits D1-D0. If STANDARD\_PREAM = 2'b01, the pre-encoded pattern is "0000..." such that the post-Manchester encoded pattern will be "101010...". If STANDARD\_PREAM = 2'b10, the pre-encoded pattern is "1111..." such that the post-Manchester encoded pattern will be "010101...". The MAN CONST bit has no effect unless the MAN ENABLE bit is also set.

When using Manchester encoding, the effective data rate is limited to 250 kbps as the over-the-air data rate of Si446x chips is limited to 500 kbps in 2(G)FSK mode. Manchester encoding is not currently supported in 4(G)FSK mode.

It is not possible to perform data whitening across the Preamble field.

## 3.2. Sync Word Field

The Sync Word field is configured through the Sync property group 0x1100-0x1104. These properties may be used to configure such parameters as the number of bytes in the Sync Word and the actual value of the Sync Word bytes.

#### 3.2.1. Transmitting/Skipping the Sync Word

Transmission of the Sync Word may be skipped completely by setting the SKIP\_TX bit D7 of the SYNC\_CONFIG property 0x1100. If this bit is cleared, the Sync Word is transmitted with a length (in bytes) as specified by the LENGTH[1:0] field. The SKIP\_TX bit affects operation only in TX mode, and does not affect reception of the Sync Word.

SYNC_CONFIG											
7	6	5	4	3	2	1	0				
SKIP_TX	RX_I	ERRORS [2	2:0]	4FSK	MANCH	LENGT	H[1:0]				
0		0x0		0	0	0x1					

Figure 8. Property 0x1100 SYNC CONFIG. General Sync Word Configuration Bits

It should be understood that operation without some form of Sync Word is not usually recommended. Although it is possible to set the SKIP\_TX bit to prevent the PH from automatically transmitting a Sync Word, it is assumed that the user still provides a Sync Word in the packet structure by including it in the bytes stored in the TX FIFO. The receiver must usually detect the Sync Word to determine the start of the Payload Data fields, and thus some form of Sync Word must nearly always be present in the packet.

## 3.2.2. Setting the Length of the Sync Word

When the SKIP\_TX bit is cleared, the length of the Sync Word is specified by the value of the LENGTH[1:0] field in the SYNC\_CONFIG property 0x1100. The length of the Sync Word is equal to LENGTH[1:0] + 1, in bytes. As the value of the LENGTH field can range from 0 to 3, the number of bytes in the Sync Word can range from 1 to 4 bytes. For example, a value of LENGTH[1:0] = 2'b00 corresponds to a length of 1 byte, while a value of LENGTH[1:0] = 2'b11 corresponds to a length of 4 bytes.

#### 3.2.3. Setting the Values of the Sync Word Bytes

The actual values of the Sync Word bytes are specified in the SYNC\_BITS\_31\_0 properties 0x1101-0x1104.






Figure 9. Property 0x1101-04 SYNC\_BITS\_31\_0, Sync Word Value(s)

The Sync Word bytes are transmitted in descending order. Thus if LENGTH[1:0] = 2'b00 (corresponding to a Sync Word of 1 byte length), then only Sync Word 3 (SYNC\_BITS\_31\_24) is transmitted. If LENGTH[1:0] = 2'b01 (corresponding to a Sync Word of 2 bytes length), then Sync Word 3 is transmitted first, followed by Sync Word 2 (SYNC\_BITS\_23\_16), and so on. Values programmed into Sync Word bit fields are ignored if the LENGTH[1:0] field is not configured for a Sync Word length that requires use of those SYNC\_BIT fields. (e.g., SYNC\_BITS\_7\_0 are ignored if LENGTH[1:0]  $\neq$  2'b11.)

Each Sync Word byte is transmitted in little-endian fashion (bit 0 first, bit 7 last). Example: a 2-byte Sync Word defined with a value of 0x2DD4=16'b0010 1101 1101 0100 is transmitted over the air interface as 0xB42B=16'b1011 0100 0010 1011.

#### 3.2.4. Manchester Encoding Across the Sync Word

Manchester encoding of the Sync Word is enabled by setting the MANCH bit D2 of the SYNC\_CONFIG property 0x1100. The polarity of the Manchester encoding is determined by the MANCH\_POL bit D3 in the PKT\_CONFIG1 property 0x1206 (see "3.3.1. General Configuration Bits for TX Packet Data Fields"). (The MANCH\_POL configuration determines the polarity of Manchester encoding across *all* packet fields except the Preamble.)



Figure 10. Property 0x1100 SYNC\_CONFIG, Manchester Encoding Options



### 3.2.5. 4(G)FSK Modulation Across the Sync Word

4(G)FSK modulation across the Sync Word is enabled by setting the 4FSK bit D3 of the SYNC\_CONFIG property 0x1100. This enables the PH to encode the data bits of the Sync Word in the proper fashion to deliver to the Modem; it remains necessary to additionally configure the Modem to operate in 4(G)FSK mode (i.e., configure the MODEM MOD TYPE property 0x2000).

## 3.3. Data Field(s) in TX Mode

The Si446x family of chips provides for up to five independently configurable Data fields. The functionality of each Data field is configured through the Packet property group 0x1200-0x1234. These properties may be used to configure such parameters as the length of each Data field, enabling of Manchester encoding, enabling of data whitening, etc. The length of one (or more) of the Data fields may be re-configured on a packet-by-packet basis in order to accommodate variable-length packet structures.

There is no hard-coded mapping of functionality or content to a specific Data field; the content or "meaning" of a given Data field is exactly what the user intends, and no more. While it may be customary for the order of Data fields to occur in the sequence of Header-Packet\_Length-Payload, there is no mandatory requirement for the field content to be defined in this fashion.

The total length of the Data Field is calculated as the sum of the lengths of each individual field. A sufficient number of bytes of data are retrieved from the TX FIFO as required to fill all specified fields. For example, if Field 1 length is set to 4 bytes, Field 2 length is set to 8 bytes, and Field 3 length is set to 5 bytes, then a total of 17 bytes will be retrieved from the TX FIFO for each transmitted packet. These 17 bytes of data will be allocated among the three fields as specified by the individual field lengths. It is the responsibility of the user to store the bytes into the TX FIFO in such an order as to have the intended meaning upon reception at the RX side of the link.

The primary purpose of providing multiple Data fields (instead of only one Data field) is to allow individual configuration of each field with respect to parameters such as Manchester encoding, data whitening, or CRC calculation. Thus it is possible (for example) to enable Manchester encoding on only Field 1, data whitening on only Field 2, and CRC calculation on only Field 3, and so on. This provides for compatibility with a wide range of data protocols and regulatory standards. If there is no need for custom processing of individual fields, then it is only necessary to configure the PH for one Data field and all transmit data bytes may be packed into that field.

Certain properties must be set that have a global effect across all Data fields in use. These properties include specifying bit order (MSB or LSB first), CRC bit inversion, and Manchester encoding/decoding polarity. Other types of properties must be set to individually configure each Data field in use. These properties include the length of each field, enabling of Manchester encoding across the field, enabling of data whitening across the field, and enabling of CRC calculation across the field. Certain additional unique properties must be configured for Field 1 that need not be configured for subsequent fields.

## 3.3.1. General Configuration Bits for TX Packet Data Fields

General configuration bits for the TX Data fields may be configured in the PKT\_CONFIG1 property at 0x1206.

	PKT_CONFIG1																	
7				6		5			4		3			2		1		0
PH_FIELD_SP	LIT	PH_F	RX_	DISABLE	DEMOD	4FSK	EN	RX	MULTI	PKT	MANCH_	POL	CRC	INVERT	CRC	ENDIAN	BIT	ORDER
0				0		0			0		0			0		0		0

Figure 11. Property 0x1206 PKT CONFIG1, General Packet Configuration Bits

The PH\_FIELD\_SPLIT bit D7 may be used to specify sharing or splitting of the Data field-level properties between TX and RX mode. In many applications, it is desirable to transmit and receive identical packet structures; in such a case, the same configuration of Data field properties may be used in both TX and RX mode. This is specified by clearing the PH\_FIELD\_SPLIT bit and configuring the various PKT\_FIELD properties discussed in the following sections. However, in other applications an asymmetric link is desirable, in which the length and configuration of the TX packet is different than that of the RX packet. (One common example would be that of a short TX ACK message in response to correctly receiving a packet.) This may be specified by setting the PH\_FIELD\_SPLIT bit, and subsequently specifying the TX Data field properties in 0x120D to 0x1220 and the RX Data field properties in



0x1221 to 0x1234.

The MANCH\_POL bit D3 may be used to specify the polarity of Manchester encoding used by all Data fields. If MANCH\_POL = 0, a 0 data bit is encoded to a 10 Manchester bit pattern and a 1 data bit is encoded to a 01 Manchester bit pattern. If MANCH\_POL =1, a 0 data bit is encoded to a 01 Manchester bit pattern and a 1 data bit is encoded to a 10 Manchester bit pattern.

The CRC\_INVERT bit D2 may be used to invert **only** the transmitted CRC bits. If CRC\_INVERT = 0, the CRC bits are transmitted normally (without inversion). If CRC\_INVERT = 1, only the CRC bits are inverted before transmission; all remaining bits of the Data fields are transmitted normally.

The CRC\_ENDIAN bit D1 may be used to specify which bytes of the CRC checksum are transmitted first. If CRC\_ENDIAN = 0, the low bytes of the CRC checksum(s) are transmitted first. If CRC\_ENDIAN = 1, the high bytes of the CRC checksum(s) are transmitted first.

The BIT\_ORDER bit D0 may be used to specify which bit of the bytes in the Data field(s) are transmitted first. If BIT\_ORDER = 0, the MSB is transmitted first time-wise for all Data fields. If BIT\_ORDER = 1, the LSB is transmitted first time-wise for all Data fields. This bit does not affect the Preamble or Sync fields; the LSB is always transmitted first for the Preamble and Sync fields.

### 3.3.2. Setting the Field Length

The length of each individual Data field is configured by the PKT\_FIELD\_X\_LENGTH\_12\_0 properties starting at 0x120D-0E, where "X" ranges from 1 to 5. This property specifies the length of the corresponding field in bytes. A value of zero in this property means that this field is not used. Data bytes will be retrieved from the TX FIFO and populated into fields until the first field with LENGTH = 0 bytes is encountered, or until all five fields are populated (in the event that all fields have a non-zero length). Thus it is not possible to (e.g.) configure Field 1 and Field 3 for non-zero length and to set Field 2 length = 0 bytes; the TX FIFO will populate only Field 1 and will stop upon encountering unused Field 2.

PKT_FIELD_1_LENGTH_12_8											
7	6	5	4	3	2	1	0				
FIELD_1_LENGTH_12_8[7:0]											
0x00											
_		PKT	_FIELD_1	LENGTI	H_7_0						
7 6 5 4 3 2 1 0											
	FIELD 1 LENGTH 7 0[7:0]										
		FIEL	$D_1_{\rm LEN}$	GTH_7_0	[7:0]						

Figure 12. Property 0x120D-0E PKT FIELD 1 LENGTH 12 0, Field 1 Length

## 3.3.3. Configuring Field-Specific Processing

Processing functions such as Manchester encoding, data whitening, and 4(G)FSK modulation may be enabled or disabled on each individual Data field. These processing functions are configured by the PKT\_FIELD\_X\_CONFIG properties starting at 0x120F, where "X" ranges from 1 to 5. The various bits that may be configured are as follows:

- MANCH bit D0: if set, enables Manchester encoding across the selected field
- WHITEN bit D1: if set, enables data whitening across the selected field
- PN\_START bit D2: if set, loads the PN engine with the seed value at the **start** of the selected field. (This property is only available for Field 1; it is not possible to re-start the PN engine at the start of any other Data field.)
- 4FSK bit D4: if set, enables 4(G)FSK processing across the selected field. The Modem must be additionally configured for 4(G)FSK modulation through appropriate setting of the MODEM\_MOD\_TYPE property; the 4FSK bit simply configures the PH to process the data stream from the TX FIFO as bit pairs (instead of as single bits for 2(G)FSK mode). Simultaneous enabling of Manchester encoding while in



4(G)FSK mode is currently not supported.

	PKT_FIELD_1_CONFIG											
7	7 6 5 4 3 2 1 0											
0x0 4FSK 0 PN START WHITEN MANO												
0x0			0	0	0	0	0					

Figure 13. Property 0x120F PKT\_FIELD\_1\_CONFIG, Field 1 Custom Processing

### 3.3.4. Configuring Field-Specific CRC Calculation

CRC checksum calculation may be enabled or disabled on each individual Data field. The CRC functions are configured by the PKT\_FIELD\_X\_CRC\_CONFIG properties starting at 0x1210, where "X" ranges from 1 to 5. The various bits that are applicable to TX mode are as follows:

- CRC\_ENABLE bit D1: if set, calculation of the CRC checksum is enabled across the selected field.
- SEND\_CRC bit D5: if set, the CRC checksum is appended to and transmitted at the end of the selected field
- CRC\_START bit D7: if set, loads the CRC engine with the seed value at the **start** of the selected field. (This property is only available for Field 1; it is not possible to re-start the CRC engine at the start of any other Data field.)

		PKT FIELD 1 CRC CONFIG										
Index	7	6	5 4 3		3	2	1	0				
0x10	CRC_START	0	SEND_CRC	0	CHECK_CRC	0	CRC_ENABLE	0				
				De	efault							
	0×0	0×0	0x0	0×0	0x0	0x0	0x0	0x0				

Figure 14. Property 0x1210 PKT FIELD 1 CRC CONFIG, Field 1 CRC Configuration

While it is usually customary to send only one CRC checksum at the very end of the packet structure, the PH may be configured to transmit a CRC checksum after *any* desired Data field (or after more than one Data field, if desired). The calculation of the CRC checksum may also span across non-contiguous Data fields. Thus it is possible (for example) to enable CRC across Field 1 and Field 3, but to disable it across Field 2.

#### 3.3.5. Selection of the CRC Polynomial

Selection of the CRC polynomial is done by the PKT\_CRC\_CONFIG property at 0x1200. The selected polynomial is applied to each and every field for which CRC calculation has been enabled; it is currently not possible to use more than one CRC polynomial within the same packet. The seed value for the polynomial is determined by CRC\_SEED bit D7. If CRC\_SEED = 0, then all 0's are used for the CRC seed value; if CRC\_SEED = 1, then all 1's are used for the CRC seed value.




Figure 15. Property 0x1200 PKT CRC CONFIG, Global CRC Polynomial Configuration

The CRC polynomial is selected by the CRC POLYNOMIAL[3:0] field as follows:

- 0 = No CRC (polynomial coefficients are all 0s)
- $\blacksquare$  1 = X8 + X2 + X + 1

- = 2 = X16 + X14 + X12 + X11 + X9 + X8 + X7 + X4 + X + 1
- $\blacksquare$  3 = X16 + X15 + X12 + X7 + X6 + X4 + X3 + 1
- $\blacksquare$  4 = X16 + X15 + X2 +1
- = 5 = X16 + X12 + X5 + 1
- $\blacksquare$  6 = X32+X30+X29+X28+X26+X20+X19+X17+X16+X15+X11+X10+X7+X6+X4+X2+X+1
- = 7 = X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + 1
- $\blacksquare$  8 = X32+X28+X27+X26+X25+X23+X22+X20+X19+X18+X14+X13+X11+X10+X9+X8+X6+1

Selection of CRC\_POLYNOMIAL=0 does *not* result in disabling of CRC generation/checking, but instead sets the CRC polynomial coefficients to all zeroes. The proper method of disabling CRC is by clearing the CRC\_ENABLE bit(s) in the appropriate PKT\_FIELD\_X\_CRC\_CONFIG properties.

#### 3.3.6. Construction of a Variable Length TX Packet

The concept of a variable length packet in has little meaning in TX mode. There is no means of specifying a field as automatically variable in length when in TX mode; the length of each field is simply defined by its corresponding PKT\_FIELD\_X\_LENGTH\_12\_0 property value. If all PKT\_FIELD\_X\_LENGTH properties do not change from packet to packet, the packet is fixed in length. If one of the PKT\_FIELD\_X\_LENGTH properties is re-programmed and modified between successive packets, the packet is (by definition) variable in length.

There are two methods by which TX packets with differing lengths may be constructed:

- Invoke the START\_TX command with the TX\_LEN parameter set to the desired number of bytes for each packet.
- Between packets, reconfigure the appropriate PKT\_FIELD\_X\_LENGTH property for the desired number of bytes.

The first method is by far the simplest of the two methods. In this scenario, the number of data bytes specified by the TX\_LEN parameter (passed to the START\_TX command) are retrieved from the TX FIFO and packed into Data Field 1; there is no need to additionally configure the PKT\_FIELD\_1\_LENGTH property on a packet-to-packet basis.

However, the downside of this approach is that *all* of the transmit data bytes are populated into Data Field 1, and thus there is no ability to apply different processing functions (i.e., Manchester encoding, data whitening, CRC checksum calculation) across different fields. When invoking the START\_TX command with a passed TX\_LEN parameter, the settings for the processing functions are taken from the existing settings for Field 1. If custom processing functions are required across different Data fields, it is necessary to invoke the START\_TX command with a passed TX\_LEN parameter of zero bytes and then fully configure each desired Data Field, as described in the sections above. If the START\_TX command is invoked with a non-zero value for the TX\_LEN parameter, any previously-configured value of the PKT\_FIELD\_1\_LENGTH\_12\_0 property is overwritten by the passed TX\_LEN value.

For variable length packets, the RX side of the link obviously requires information regarding the packet length in order to correctly receive the packet. This packet length information is *not* automatically inserted into the transmitted packet structure. It is necessary for the user to explicitly load byte(s) containing the packet length information into the TX FIFO buffer, where they are retrieved and transmitted as any other data byte. Thus it is very important for the user to ensure that the correct value(s) of bytes are loaded into the TX FIFO at the location in the packet structure where the RX node expects to receive the packet length information.

In a similar fashion, Header or Match bytes are also not automatically inserted or appended to the transmit packet structure; it is necessary to explicitly load them into the TX FIFO for transmission with each packet.

### 3.3.7. Match (Header Bytes) in TX Packet

The Si446x family of chips provides for fully configurable Matching functionality on up to 4 data bytes in the Data Field(s) of the packet. The Match functionality is performed on the RX node, and thus there is no special configuration required to enable Match functionality on the TX side of the link. It is simply necessary for the user to ensure that the correct value(s) of bytes are loaded into the TX FIFO at the location(s) in the packet structure where the RX node expects to receive the Match byte(s). The chip does not automatically insert pre-defined Match byte(s) into the packet structure; they must be explicitly loaded into the TX FIFO by the user. On the TX side of the link these bytes appear as any other data bytes loaded into the TX FIFO. The intended meaning of each byte in the



TX FIFO cannot be inferred until the configuration of the corresponding RX node is defined.

## 3.3.8. Setting the TX FIFO Almost Empty Threshold

The TX FIFO is 64 bytes in length. Packets of greater length may be accommodated by making use of a programmable threshold contained in the PKT\_TX\_THRESHOLD property at 0x120B.




Figure 16. Property 0x120B PKT\_TX\_THRESHOLD, TX Almost Empty Threshold

The TX\_THRESHOLD[7:0] field in this property specifies the TX FIFO Almost Empty Threshold, in number of bytes. When enough data has been shifted out of the TX FIFO such that the *remaining empty space* in the buffer is equal to or exceeds the almost empty threshold value, an interrupt will be generated. The host microcontroller must switch out of TX mode or fill more data into the TX FIFO.

## 4. Packet Handler in RX Mode

The functionality of the PH may be enabled or disabled in RX mode. Enabling/disabling of the PH functionality is provided in Property 0x1206 PKT\_CONFIG1 by the PH\_RX\_DISABLE bit D6. The PH may only be disabled when the chip is operated in RX Direct mode; the functionality of the PH is required when operating in RX FIFO mode. Furthermore, the PH must remain enabled in some applications in Direct mode. One such example is reception of a packet with non-standard Preamble; while detection of a standard Preamble structure is performed in the Modem, detection of a non-standard Preamble is performed in the PH and thus it must remain enabled, even in Direct mode.




Figure 17. Property 0x1206 PKT\_CONFIG1, General Packet Configuration Bits

#### 4.1. Preamble Field

The Preamble field is configured through the Preamble property group 0x1000-0x1008. These properties may be used to configure parameters such as selection of a standard or non-standard preamble pattern, preamble detection threshold, and invalid preamble timeout.

#### 4.1.1. Selection of Standard or Non-Standard Preamble

Selection of standard or non-standard Preamble pattern is specified by the STANDARD\_PREAM[1:0] field in the PREAMBLE\_CONFIG property 0x1004. A standard preamble pattern is one that consists of an alternating pattern of 1's and 0's, such as a 1010 pattern or a 0101 pattern. A 1010 pattern may be selected by setting STANDARD\_PREAM = 2'b01, while a 0101 pattern may be selected by setting STANDARD\_PREAM = 2'b10. Selection of either of those two standard preamble patterns results in identical operation in RX mode; the receiver cannot ensure that it received the first bit of the transmission as it may have been enabled in mid-packet, and thus cannot tell the difference between the two patterns anyway.

A non-standard preamble pattern is any regularly-repeating pattern that does **not** consist of alternating 1's and 0's. An example of a non-standard preamble pattern might be 11101110. Operation with a non-standard pattern may be selected by setting STANDARD\_PREAM = 2'b00. It is necessary to additionally specify the actual structure of the non-standard repeating pattern, as discussed in "3.1.3. Configuration of Non-Standard Preamble Pattern".

From the standpoint of the receiver, selection of standard or non-standard preamble determines whether the



qualification of the Preamble is performed in the Modem or in the PH. Qualification of the Preamble (i.e., generation of a PREAMBLE\_VALID signal) is optimized when performed in the Modem, but is not possible when the pattern is not a regularly-alternating pattern of 1's and 0's.

	PREAMBLE_CONFIG											
7 6	5	4	3	2	1	0						
0x0	PREAM_FIRST_1_OR_0	LENGTH_CONFIG	MAN_CONST	MAN_ENABLE	STANDAN [1							
0x0	1	0	0	0	0:	к1						

Figure 18. Property 0x1004 PREAMBLE\_CONFIG, Standard/Non-Standard Preamble Selection

### 4.1.2. Configuration of Non-Standard Preamble Pattern

When operation with a non-standard Preamble pattern has been selected by setting STANDARD\_PREAM = 2'b00, it is additionally necessary to specify the desired non-standard pattern to be received. There are two aspects to configuring the non-standard Preamble pattern:

- Setting the number of bits that will be repeated (PATTERN\_LENGTH)
- Configuring the actual value of this repetitive pattern (PREAMBLE\_PATTERN\_31\_0)




Figure 19. Property 0x1002 PREAMBLE\_CONFIG\_NSTD, Length of Non-Standard Pattern

A complete discussion of the configuration of these properties was provided in "3.1.3. Configuration of Non-Standard Preamble Pattern" and will not be repeated here.

#### 4.1.3. Preamble Detection Threshold

The Modem/PH provides Preamble Detection functionality to qualify reception of a signal with a valid Preamble. Preamble detection in the Modem of Standard Preambles remains available even if the PH\_RX\_DISABLE bit is set in property PKT\_CONFIG1 at 0x1206. Preamble detection in the PH (required for reception of non-standard Preambles) is not available if the PH\_RX\_DISABLE bit is set.

The Preamble Detector circuitry searches for a minimum number of consecutive Preamble pattern bits (e.g., "0101...' for a standard Preamble), as specified in the RX\_THRESH[6:0] field in the PREAMBLE\_CONFIG\_STD\_1 property at 0x1001. The value in this field corresponds to the number of consecutive bits that must be received correctly before a valid Preamble is considered to have been received. The RX\_THRESH [6:0] value only specifies the threshold for detection of Standard Preambles; the detection threshold for Non-Standard Preambles is specified by the PREAMBLE\_CONFIG\_NSTD: PATTERN\_LENGTH parameter.




Figure 20. Property 0x1001 PREAMBLE CONFIG STD 1, Preamble Detection Threshold

Upon correctly receiving the number of Preamble bits specified by the RX\_THRESH[6:0] field, the chip issues a PREAMBLE DETECT signal. The PREAMBLE DETECT signal generated by the Modem (for qualification of



Standard Preamble patterns) may be directly observed as an output on a GPIO pin as selected by the GPIO\_PIN\_CONFIG command; the PREAMBLE\_DETECT signal generated by the PH (for qualification of Non-Standard Preamble patterns) is not currently selectable as an output signal on a GPIO pin. A typical PREAMBLE\_DETECT signal is shown in Figure 21. If Sync Word is successfully detected, the PREAMBLE\_DETECT signal remains high for the duration of the packet; if the Sync Word is not detected, the search for Sync Word times out and the chip returns to searching for another Preamble. The chip may also be configured to generate an interrupt upon detection of the PREAMBLE\_DETECT signal.

Detection of the Preamble is normally required for proper reception of the packet. Prior to issuing the PREAMBLE\_DETECT signal, the bit clock recovery (BCR) circuitry operates in fast tracking mode. This allows for fast acquisition of bit clock timing, but results in higher clock jitter. If the chip were to remain in this fast tracking mode during the reception of the remainder of the packet, bit errors would likely result due to this excess clock jitter. Acquisition of the PREAMBLE\_DETECT signal is commonly used as the gear switching event that signals the chip to switch to a slow tracking mode, resulting in lower clock jitter and error-free reception of bits.

However, it is possible to completely skip detection of the Preamble. A value of RX\_THRESH[6:0] = 0 is a legal value, and results in skipping the Preamble Detection process. The chip will issue a PREAMBLE\_DETECT signal immediately upon entering RX mode (i.e., a constant HIGH signal). This setting is likely useful only in applications in which there is no well-defined Preamble pattern, and it is desired to immediately proceed to searching for Sync Word.




Figure 21. Typical PREAMBLE\_DETECT and SYNC\_DETECT Signals

#### 4.1.4. Allowed Errors During Preamble Detection

If the Preamble Detection functionality is provided by the PH (as configured by selecting reception of a non-standard Preamble), it is possible to configure the PH to tolerate a small number of errors and yet consider the pattern as valid. The number of errors to be tolerated is specified by the RX\_ERRORS[2:0] field in the PREAMBLE\_CONFIG\_NSTD property 0x1002, in number of bits. This field applies *only* to reception of a non-standard Preamble; no bit errors are tolerated during reception of a standard Preamble pattern by the detection circuitry based in the Modem. However, it is possible to select reception of a non-standard Preamble (thus enabling



the PH-based detection circuitry) but program the expected pattern to be a "1010...' pattern (i.e., a standard Preamble). It would possible to then use the RX\_ERRORS field to specify the number of bit errors to be tolerated during reception of a standard Preamble pattern.




Figure 22. Property 0x1002 PREAMBLE\_CONFIG\_NSTD, Allowed Errors During Non-Std Preamble

#### 4.1.5. Preamble Detection Timeout

The chip may be configured to provide an indication if a valid Preamble is **not** detected within a given period of time. This functionality is useful when rapidly scanning channels for the detection of a valid signal, as in a frequency hopping system. Support of two different frequency hopping scenarios is provided:

- The transmitter sends a very long Preamble, providing sufficient time for a receiver to rapidly scan all channels to search for the signal
- The transmitter rapidly hops through all channels, while the receiver waits on one channel for the transmitter to arrive on that frequency

In the first scenario, a short timeout period is desirable; the receiver must spend the minimum amount of time possible on a given channel to verify the presence or absence of a valid signal such that enough time remains to hop through all the remaining channels in the frequency plan. This short timeout period is set by the RX\_PREAMBLE\_TIMEOUT[3:0] field in the PREAMBLE\_CONFIG\_STD\_2 property 0x1003, and is specified in number of nibbles (4 bits). The RX\_PREAMBLE\_TIMEOUT\_EXTEND[3:0] field must also be set = 0. If a PREAMBLE\_DETECT signal is not issued before the timeout period specified by this field, the chip issues an INVALID\_PREAMBLE signal. The chip may also be configured to generate an interrupt upon detection of an INVALID\_PREAMBLE signal. The value of the RX\_PREAMBLE\_TIMEOUT field is typically set to a slightly higher value (in bits) than the RX\_THRESH[6:0] field. In this fashion, the chip is allowed to search for Preamble for only a slightly longer period of time than the specified Preamble Detection Threshold, and is forced to hop soon after that period of time expires. The timeout period must be sufficient in length to allow for the group delay through the receiver chain (~2\*Tb to ~4\*Tb), the time required for the Bit Clock Recovery (BCR) circuit to acquire bit timing (~4\*Tb to 8\*Tb), and the time required to settle AFC (~4\*Tb to 8\*Tb, if enabled), in addition to the number of the bits specified for the Preamble Detection Threshold.




Figure 23. Property 0x1003 PREAMBLE\_CONFIG\_STD\_2, Preamble Detection Timeout

In the second scenario, a very long timeout period is desirable; the receiver must wait on one channel for a sufficient length of time to allow the transmitter to hop to it. This long timeout period is set by configuring the RX\_PREAMBLE\_TIMEOUT\_EXTEND[3:0] field for a non-zero value; in such a case, the value of the RX\_PREAMBLE\_TIMEOUT\_EXTEND function is specified in increments of 15 nibbles (15 x 4 bits = 60 bits); a value of 4'b0101 = 5 in this field would result in an extended timeout period of 5 x 15 = 75 nibbles = 300 bits. If a PREAMBLE\_DETECT signal is not issued before the timeout period specified by this field, the chip issues an INVALID\_PREAMBLE signal. The chip



may also be configured to generate an interrupt upon detection of an INVALID PREAMBLE signal.

## 4.2. Detection of Sync Word Field

The PH provides Sync Word Detector functionality to verify that the packet is intended for the receiver in use. This functionality is available only when the PH is enabled by clearing the PH\_RX\_DISABLE bit D6 of the PKT\_CONFIG1 property 0x1206, as the detection of the Sync Word is performed in the PH. Detection of the Sync Word is required for operation in FIFO Mode, as the chip uses the Sync Word to detect the start of the Payload Data field(s) that will be stored in the RX FIFO.

The Sync Word field is configured through the Sync property group 0x1100-0x1104. These properties may be used to configure such parameters as the number of bytes in the Sync Word and the actual value of the Sync Word bytes.

#### 4.2.1. Setting the Length of the Sync Word

The length of the expected Sync Word is specified by the value of the LENGTH[1:0] field in the SYNC\_CONFIG property 0x1100. The length of the Sync Word is equal to LENGTH[1:0] + 1, in bytes. As the value of the LENGTH field can range from 0 to 3, the number of bytes in the Sync Word can range from 1 to 4 bytes. For example, a value of LENGTH[1:0] = 2'b00 corresponds to a length of 1 byte, while a value of LENGTH[1:0] = 2'b11 corresponds to a length of 4 bytes.

SYNC_CONFIG										
7	6	5	4	3	2	1	0			
SKIP_TX	RX_I	ERRORS [2	2:0]	4FSK	MANCH	LENGT	H[1:0]			
0		0x0		0	0	0x1				

Figure 24. Property 0x1100 SYNC\_CONFIG, General Sync Word Configuration Bits

#### 4.2.2. Setting the Values of the Sync Word Bytes

The actual values of the expected Sync Word bytes are specified in the SYNC\_BITS\_31\_0 properties 0x1101-0x1104 (refer to Figure 9).

The Sync Word Detector circuitry searches for the number of Sync Word bytes specified by the LENGTH[1:0] field in the SYNC\_CONFIG property 0x1100. Because the length of Preamble may be much greater than the RX\_THRESH[6:0] value, the PREAMBLE\_DETECT signal may be detected quite early during the Preamble. Thus there may be a significant number of remaining bits of Preamble before the Sync Word actually starts. The Sync Word detection process does not begin until a non-Preamble bit is received; that is, a bit that clearly does not fit in with the selected pattern of Preamble bits is required to trigger the search for Sync Word. Thus it is strongly recommended that the user *not* specify a Sync Word that is similar to the Standard Preamble pattern (e.g., 0xAAh or 0x55h). The chip will remain searching until either the Sync Word is detected, or until the timeout period is exceeded. The timeout period is fixed at the length of the Sync Word plus 4 bits.

The Sync Word bytes are received in descending order. Thus if LENGTH[1:0] = 2'b00 (corresponding to a Sync Word of 1 byte length), then the first received byte of Sync Word is compared against the value specified in Sync Word 3 (SYNC\_BITS\_31\_24). If LENGTH[1:0] = 2'b01 (corresponding to a Sync Word of 2 bytes length), then the first received byte is compared against Sync Word 3, followed by comparing the second received byte against the value specified in Sync Word 2 (SYNC\_BITS\_23\_16), and so on. Values programmed into Sync Word bit fields are ignored if the LENGTH[1:0] field is not configured for a Sync Word length that requires use of those SYNC\_BIT fields.

Although the Sync Word byte(s) are transmitted (and of course received) in little-endian fashion (bit 0 first, bit 7 last), the comparison values stored in SYNC\_BITS\_31\_0 should be entered in big-endian fashion. For example, a desired 2-byte Sync Word pattern of 2DD4h should be entered as SYNC\_BITS\_31\_24 = 0x2D and SYNC\_BITS\_23\_16 = 0xD4 on both the TX and RX sides of the link, although the time-wise appearance of the bits on the air interface will be 0xB42B.

Upon correctly receiving the Sync Word byte(s), the chip issues a SYNC DETECT signal. This signal may be

SIII CON LADS

16

directly observed as an output on a GPIO pin as selected by the GPIO\_PIN\_CONFIG command. A typical SYNC\_DETECT signal is shown in Figure 21. The SYNC\_DETECT signal remains high until the end of the packet. The PREAMBLE\_DETECT signal does not go low upon detection of the SYNC\_DETECT signal, but remains high for the duration of the packet. The chip may also be configured to generate an interrupt upon detection of the SYNC\_DETECT signal.

If the PH fails to detect the Sync Word within the timeout period, the chip issues an INVALID\_SYNC signal. The chip may also be configured to generate an interrupt upon generation of the INVALID\_SYNC signal.

## 4.2.3. Sync Word Search Timeout

It is not possible to configure the PH to completely skip searching for the Sync Word. Detection of the Sync Word is recommended (but not absolutely required) for proper reception of the packet. Verification of the Sync Word is the chip's primary method of determining whether the received packet is intended for it, or is coming from an undesired transmitter. Also, detection of the Sync Word is required to determine the start of the Payload Data fields, and thus data bytes cannot be stored into the RX FIFO if the Sync Word is not detected. Failure to detect the Sync Word normally results in the chip switching back to fast tracking mode and resuming search for another Preamble. Thus in order for the chip to *remain* in slow tracking mode (with resulting low clock jitter), it is important for the chip to detect the Sync Word.

However, it is possible to configure the chip to ignore the Sync Word search timeout. This is done by setting the SKIP\_SYNC\_TIMEOUT bit D7 in the PREAMBLE\_CONFIG\_STD\_1 property at 0x1001. If this bit is set, the chip still searches for the Sync Word but doesn't care if it is detected; the chip will remain in slow tracking mode and continue to search for Sync Word after expiration of the Sync Word timeout period.

PREAMBLE_CONFIG_STD_1										
7 6 5 4 3 2 1 0										
SKIP_SYNC_TIMEOUT		RX THRESH[6:0]								
0	0x14									

Figure 25. Property 0x1001 PREAMBLE\_CONFIG\_STD\_1, Skip Sync Word Timeout

### 4.2.4. Manchester Decoding Across the Sync Word

Manchester decoding of the Sync Word is enabled by setting the MANCH bit D2 of the SYNC\_CONFIG property 0x1100. The polarity of the Manchester encoding is determined by the MANCH\_POL bit D3 in the PKT\_CONFIG1 property 0x1206 (see "3.3.1. General Configuration Bits for TX Packet Data Fields"). (This configuration bit determines the polarity of Manchester encoding across all packet fields except the Preamble.) The Manchester decoding function is performed *before* the result is compared with the Sync Word value(s) stored in SYNC\_BITS\_31\_0; the values stored should match with the decoded result and not with the Manchester-encoded sequence.

	SYNC_CONFIG													
7	6	5	4	3	2	1	0							
SKIP_TX	RX_I	ERRORS [2	2:0]	4FSK	MANCH	LENGT	H[1:0]							
0		0x0		0	0	0x1								

Figure 26. Property 0x1100 SYNC\_CONFIG, Manchester Decoding Options

## 4.2.5. 4(G)FSK Demodulation Across the Sync Word

4(G)FSK processing of the Sync Word is enabled by setting the 4FSK bit D3 of the SYNC\_CONFIG property 0x1100. This enables the PH to decode the data bits received from the Modem in the proper fashion (i.e., as bit pairs, instead of as single bits); it remains necessary to additionally configure the Modem to operate in 4(G)FSK mode (i.e., configure the MODEM\_MOD\_TYPE property 0x2000).



## 4.3. Data Field(s) in RX Mode

The Si446x family of chips provides for up to five independently configurable Data fields. The functionality of each Data field is configured through the Packet property group 0x1200-0x1234. These properties may be used to configure such parameters as the length of each Data field, enabling of Manchester decoding, enabling of data dewhitening, etc. The length of one of the Data fields may be re-configured on a packet-by-packet basis in order to accommodate variable-length packet structures.

There is no hard-coded mapping of functionality or content to a specific Data field; the content or "meaning" of a given Data field is exactly what the user intends, and no more. While it may be customary for the order of Data fields to occur in the sequence (e.g.) of Header-Packet\_Length-Payload, there is no mandatory requirement for the field content to be defined in this fashion. One restriction is that if a variable-length Data field is present in the packet, it must occur **after** the field that contains the byte(s) specifying the length of that variable field. Also, only one Data field of variable length may be defined in the packet.

The total length of the Data Field is calculated as the sum of the lengths of each individual field. All of the received data bytes following the Sync Word are stored into the RX FIFO; with the possible exception of the LENGTH byte(s), no attempt is made to "strip off" certain data bytes prior to placing them into the RX FIFO. It is the responsibility of the user to retrieve the bytes from the RX FIFO and to process them in such a fashion as to have the intended meaning during transmission at the TX side of the link.

The primary purpose of providing multiple Data fields (instead of only one Data field) is to allow individual configuration of each field with respect to parameters such as Manchester decoding, data de-whitening, CRC checksum calculation, or logic matching (i.e., Header functionality). Thus it is possible (for example) to enable Manchester decoding on only Field 1, data de-whitening on only Field 2, and CRC checksum calculation on only Field 3, and so on. This provides for compatibility with a wide range of data protocols and regulatory standards. If there is no need for custom processing of individual fields, then it is often only necessary to configure the PH for one Data field and all transmit data bytes may be packed into that field.

Certain properties must be set that have a global effect across all Data fields in use. These properties include specifying bit order (MSB or LSB first), CRC bit inversion, and Manchester encoding/decoding polarity. Other types of properties must be set to individually configure each Data field in use. These properties include the length of each field, enabling of Manchester decoding across the field, enabling of data de-whitening across the field, and enabling of CRC checksum calculation across the field. Certain additional unique properties must be configured for Field 1 that need not be configured for subsequent fields.

## 4.3.1. General Configuration Bits for RX Packet Data Fields

General configuration bits for the RX Data fields may be configured in the PKT\_CONFIG1 property at 0x1206.

	PKT_CONFIG1																
7			6		5			4		3			2		1		0
PH_FIELI	_SPLIT	PH_RX	DISABLE	DEMOD	4FSK	EN	RX	MULTI	PKT	MANCH_	POL	CRC	INVERT	CRC	ENDIAN	BIT	ORDER
0			0		0			0		0			0		0		0

Figure 27. Property 0x1206 PKT\_CONFIG1, General Packet Configuration Bits

The PH\_FIELD\_SPLIT bit D7 may be used to specify sharing or splitting of the Data field-level properties between TX and RX mode. In many applications, it is desirable to transmit and receive identical packet structures; in such a case, the same configuration of Data field properties may be used in both TX and RX mode. This is specified by clearing the PH\_FIELD\_SPLIT bit and configuring the various PKT\_FIELD properties discussed in the following sections. However, in other applications an asymmetric link is desirable, in which the length and configuration of the TX packet is different than that of the RX packet. (One common example would be that of a short TX ACK message in response to correctly receiving a packet.) This may be specified by setting the PH\_FIELD\_SPLIT bit, and subsequently specifying the TX Data field properties in 0x120D to 0x1220 and the RX Data field properties in 0x1221 to 0x1234.

The MANCH\_POL bit D3 may be used to specify the polarity of Manchester encoding/decoding used by all Data fields. If MANCH\_POL = 0, a 01 Manchester bit pattern is decoded to a 1 data bit while a 10 Manchester bit pattern is decoded to a 0 data bit. If MANCH\_POL = 1, a 01 Manchester bit pattern is decoded to a 0 data bit while a 10



Manchester bit pattern is decoded to a 1 data bit.

The CRC\_INVERT bit D2 may be used to invert *only* the received CRC bits, prior to comparison with the calculated CRC checksum. If CRC\_INVERT = 0, the CRC bits are received normally (without inversion). If CRC\_INVERT = 1, only the received CRC bits are inverted prior to comparison with the calculated CRC checksum; all remaining received Data field bits are stored in the RX FIFO without inversion.

The CRC\_ENDIAN bit D1 may be used to specify which bytes of the CRC checksum are expected to be received first. If CRC\_ENDIAN = 0, the low bytes of the CRC checksum(s) are assumed to have been transmitted first. If CRC\_ENDIAN = 1, the high bytes of the CRC checksum(s) are assumed to have been transmitted first.

The BIT\_ORDER bit D0 may be used to specify which bit of the bytes in the Data field(s) are assumed to have been transmitted first. If BIT\_ORDER = 0, the MSB is assumed to have been transmitted first time-wise for all Data fields. If BIT\_ORDER = 1, the LSB is assumed to have been transmitted first time-wise for all Data fields. This bit does not affect the Preamble or Sync fields; the LSB is always transmitted first for the Preamble and Sync fields.

## 4.3.2. Setting the Field Length

The length of each individual Data field is configured by the PKT\_FIELD\_X\_LENGTH\_12\_0 properties starting at 0x120D-0E, where "X" ranges from 1 to 5. This property specifies the length of the corresponding field in bytes. A value of zero in this property means that this Data field is not used. Data bytes will be received in all non-zero length fields and stored into the RX FIFO until the first field with LENGTH = 0 bytes is encountered, or until all five fields are received (in the event that all fields have a non-zero length). Thus it is not possible to (e.g.) configure Field 1 and Field 3 for non-zero length and to set Field 2 length = 0 bytes; bytes for storage into the RX FIFO will be retrieved only from Field 1 and will stop upon encountering unused Field 2. In the event that a field is defined as variable in length (see "4.3.4. Reception of a Variable Length RX Packet"), the PKT\_FIELD\_X\_LENGTH property defines the maximum possible length of the field.




Figure 28. Property 0x120D-0E PKT\_FIELD\_1\_LENGTH\_12\_0, Field 1 Length

#### 4.3.3. Reception of a Fixed Length RX Packet

There are two methods by which a fixed length RX packet may be received.

- Invoke the START\_RX command with the RX\_LEN parameter set to the desired number of bytes for each packet.
- Between packets, reconfigure the appropriate PKT\_FIELD\_X\_LENGTH property for the desired number of bytes.

The first method is by far the simplest of the two methods. In this scenario, the number of data bytes specified by the RX\_LEN parameter (passed to the START\_RX command) are assumed to all come from Data Field 1 and are stored into the RX FIFO; there is no need to additionally configure the PKT\_FIELD\_1\_LENGTH property on a packet-to-packet basis.

However, the downside of this approach is that **all** of the receive data bytes are retrieved from Data Field 1, and thus there is no ability to apply different processing functions (i.e., Manchester encoding, data whitening, CRC checksum calculation) across different fields. When invoking the START\_RX command with a passed RX\_LEN parameter, the settings for these processing functions are taken from the existing settings for Field 1. If custom



processing functions are required across different Data fields, it is necessary to invoke the START\_RX command with a passed RX\_LEN parameter of zero bytes and then fully configure each desired Data Field, as described in the sections above. If the START\_RX command is invoked with a non-zero value for the RX\_LEN parameter, any previously-configured value of the PKT\_FIELD\_1\_LENGTH\_12\_0 property is overwritten by the passed RX\_LEN value.

## 4.3.4. Reception of a Variable Length RX Packet

It is possible to receive a packet whose Payload Data field length is not known in advance. In such a scenario, the transmit packet *must* contain byte(s) that specify the length of the variable field. There is no requirement for the length byte(s) to occur at one mandatory location in the packet (e.g., immediately following the Sync Word). However, the receiver must obviously know in advance which byte(s) of the received packet represent the length value. Furthermore, these length bytes must be located in the packet before the variable length field, else the PH in the receiver will not have the information in time to allocate the received data bytes to the appropriate Data field.

It is first necessary to specify which of the five possible Data fields should be considered by the receiver as containing the byte(s) of the received length value. This is specified by the SRC\_FIELD[2:0] value in the PKT\_LEN\_FIELD\_SOURCE property 0x1209. The valid range of values of this field is from 0 to 4; the source field for the received length bytes cannot be Data Field 5, as it would then necessarily occur after the variable length field (an invalid condition). A value of SRC\_FIELD = 0 is considered the same as selecting Data Field 1.

The source field that contains the variable field length byte(s) must necessarily be a fixed length field. That field may contain other bytes of information (e.g., Header bytes) in addition to the variable field length bytes; however, the variable field length byte(s) must occur as the very last byte(s) in that fixed length field.

	PKT_LEN_FIELD_SOURCE												
7 6 5 4 3 2 1 0													
		0x00			SRC FIELD[2:0]								
		0x00				0x0							

Figure 29. Property 0x1209 PKT LEN FIELD SOURCE, Packet Length Source Field

Once the source field containing the length byte(s) has been specified, it is necessary to specify the configuration of those length byte(s). This configuration is accomplished by bits in the PKT\_LEN property 0x1208.

The SIZE bit D4 specifies the number of bytes comprising the variable field length information. The received length value is either 1 byte in length (SIZE = 0) or 2 bytes in length (SIZE = 1). As mentioned previously, these byte(s) must be positioned at the very end of its field.

The ENDIAN bit D5 specifies whether the received length value is little-endian (byte-wise). If ENDIAN = 0, the length field is considered to be held as least significant byte first. If ENDIAN = 1, the received length value is considered to be held as most significant byte first.

The IN\_FIFO bit D3 specifies whether or not the received length value will be stored into the RX FIFO. If IN\_FIFO = 0, the data byte(s) comprising the received length value are stripped off and not stored in the RX FIFO. If IN\_FIFO = 1, these bytes are stored in the RX FIFO.

PKT_LEN													
7	6	5	4	3	2	1	0						
02	x0	ENDIAN	SIZE	IN_FIFO	DST_FIELD[2:0]								
02	к0	0	0	0	0x0								

Figure 30. Property 0x1208 PKT\_LEN, Packet Length Bytes Configuration

Next, it is necessary to specify the destination field to which the length byte(s) refer. This is configured by setting the DST\_FIELD[2:0] value in bits D2-D0. The valid range of values of this field is 0, and 2 to 5. A value of DST\_FIELD = 0 indicates that there is no variable length Data field (i.e., fixed packet length mode). A value of



DST\_FIELD = 1 is necessarily invalid, as the variable-length field must occur after the field containing the length byte(s), and thus cannot be Field 1.

The variable-length field pointed to by DST\_FIELD need not *immediately* follow the SRC\_FIELD containing the length byte(s). As an example, it would be possible for SRC\_FIELD =1 and DST\_FIELD = 4.

The value of the received length byte(s) at the end of the SRC\_FIELD always describes the variable length of *only* the field pointed to by the DST\_FIELD parameter. As the complete packet may consist of other fixed length fields in addition to the variable-length field, the total packet length may thus be different (greater) than the received length value. The received length value of only the variable-length field may be extracted and returned using the PACKET INFO command, or may be retrieved directly from the RX FIFO in the event the IN FIFO bit is set.

Finally, it may be desirable to adjust the received value of the length byte(s) upwards or downwards by a fixed amount of offset. This may be necessary to comply with a variety of regulatory standards or protocols that calculate packet length in different manners. For example, some protocols may include the received length byte(s) themselves in the calculated overall packet length, while other protocols may exclude them.

The Si446x family of chips assumes that the value of the received length byte(s) embedded in the transmitted packet **does not include** the length field itself. For example, if the transmit packet consisted of a total of 8 data bytes (2 bytes comprising the length field, followed by 6 bytes of Payload data), it would be expected that the value transmitted in the length field would be 6. If this is not the case (due to requirements of complying with a regulatory standard or protocol), it is necessary for the RX side of the link to apply an adjustment or correction factor. This adjustment factor is specified in the LEN\_ADJUST[7:0] field in the PKT\_LEN\_ADJUST property 0x120A.

	PKT_LEN_ADJUST													
7	6	5	4	3	2	1	0							
			LEN_ADJU	UST[7:0]										
	0x00													

Figure 31. Property 0x120A PKT LEN ADJUST, Packet Length Adjustment

The LEN\_ADJUST field is a signed value (-128 to +127), and thus both positive or negative adjustments may be made to the received value of the length field. The value of the LEN\_ADJUST field is added to the value of the received length field. Assuming a data protocol in which the length bytes are included in the transmitted length field, and again using the example of a transmit packet of 2 length bytes + 6 payload data bytes, the transmitter would send a packet with an embedded length field with a value of 8. The receiver would demodulate this received length value and assume that the length of *only* the data field is 8 bytes. It would be necessary to configure the LEN\_ADJUST field in the receiver to modify this value to an effective value of 6 bytes, thus indicating the true length of the received variable length field. As the Si446x family of chips adds the value in the LEN\_ADJUST field to the received value of the length field, it would be necessary (in this example) to program the LEN\_ADJUST field for a value of -2(0xFE).

**Note:** Even if a field has been defined as a variable length field (as configured by a valid value of DST\_FIELD[2:0]), it still remains necessary to configure the PKT\_FIELD\_X\_LEN\_12\_0 property for that field. The value stored in this property should reflect the maximum expected length of the variable field. This provides an upper bound for retrieval of data bytes, in the event the reception of the packet length field is corrupted.



### 4.3.5. Setting the RX FIFO Almost Full Threshold

The RX FIFO is 64 bytes in length. Packets of greater length may be accommodated by making use of a programmable threshold contained in the PKT\_RX\_THRESHOLD property at 0x120C.




Figure 32. Property 0x120C PKT RX THRESHOLD, RX Almost Full Threshold

The RX\_THRESHOLD[7:0] field in this property specifies the RX FIFO Almost Full Threshold, in number of bytes. When the number of data bytes stored into the RX FIFO equals the almost full threshold value, an interrupt will be generated. The host microcontroller must switch out of RX mode or retrieve data bytes from the RX FIFO.

### 4.3.6. Configuring Field-Specific Processing

Processing functions such as Manchester decoding, data de-whitening, and 4(G)FSK processing may be enabled or disabled on each individual Data field. These processing functions are configured by the PKT\_FIELD\_X\_CONFIG properties starting at 0x120F, where "X" ranges from 1 to 5. The various bits that may be configured are as follows:

- MANCH bit D0: if set, enables Manchester decoding across the selected field
- WHITEN bit D1: if set, enables data de-whitening across the selected field
- PN\_START bit D2: if set, loads the PN engine with the seed value at the **start** of the selected field. (This property is only available for Field 1; it is not possible to re-start the PN engine at the start of any other Data field.)
- 4GFSK bit D4: if set, enables 4(G)FSK processing across the selected field. The Modem must be additionally configured for 4(G)FSK demodulation through appropriate setting of the MODEM\_MOD\_TYPE property; the 4FSK bit simply configures the PH to process the data stream to the RX FIFO as bit pairs (instead of as single bits for 2(G)FSK mode). Simultaneous enabling of Manchester coding while in 4(G)FSK mode is currently not supported.

	PKT_FIELD_1_CONFIG													
7	6	5	4	3	2	1	0							
	0x0		4FSK	0	PN_START	WHITEN	MANCH							
	0x0		0	0	0	0	0							

Figure 33. Property 0x120F PKT\_FIELD\_1\_CONFIG, Field 1 Custom Processing

## 4.3.7. Configuring Field-Specific CRC Calculation

CRC checksum calculation may be enabled or disabled on each individual Data field. The CRC functions are configured by the PKT\_FIELD\_X\_CRC\_CONFIG properties starting at 0x1210, where "X" ranges from 1 to 5. The various bits that are applicable to RX mode are as follows:

- CRC ENABLE bit D1: if set, calculation of CRC checksum is enabled across the selected field.
- CHECK\_CRC bit D3: if set, the calculated CRC checksum is compared at the end of the selected field.
- CRC\_START bit D7: if set, loads the CRC engine with the seed value at the start of the selected field. (This property is only available for Field 1; it is not possible to re-start the CRC engine at the start of any other Data field.)

CHICAN LARG

Figure 34. Property 0x1210 PKT\_FIELD\_1\_CRC\_CONFIG, Field 1 CRC Configuration

While it is usually customary for a packet to contain only one CRC checksum (at the very end of the packet), the PH may be configured to transmit a CRC checksum after **any** desired Data field (or after more than one Data field, if desired). Thus the receiver must also be configured to process the CRC checksum bytes wherever they may occur in the packet. The calculation of the CRC checksum may also span across non-contiguous Data fields. Thus it is possible (for example) to enable CRC calculation across Field 1 and Field 3, disable it across Field 2, and to check (compare) the calculated CRC checksum after Field 3.

## 4.3.8. Selection of the CRC Polynomial

Selection of the CRC polynomial is done by the PKT\_CRC\_CONFIG property at 0x1200. The selected polynomial is applied to each and every field for which CRC calculation has been enabled; it is not possible to use more than one CRC polynomial within the same packet. The seed value for the polynomial is determined by CRC\_SEED bit D7. If CRC\_SEED = 0, then all 0's are used for the CRC seed value; if CRC\_SEED = 1, then all 1's are used for the CRC seed value.




Figure 35. Property 0x1200 PKT\_CRC\_CONFIG, Global CRC Polynomial Configuration

The CRC polynomial is selected by the CRC\_POLYNOMIAL[3:0] field as follows:

- 0 = No CRC (polynomial coefficients are all 0s)
- $\blacksquare$  1 = X8 + X2 + X + 1
- 2 = X16 + X14 + X12 + X11 + X9 + X8 + X7 + X4 + X + 1
- $\blacksquare$  3 = X16 + X15 + X12 + X7 + X6 + X4 + X3 + 1
- $\blacksquare$  4 = X16 + X15 + X2 +1
- $\blacksquare$  5 = X16 + X12 + X5 + 1
- $\blacksquare$  6 = X32+X30+X29+X28+X26+X20+X19+X17+X16+X15+X11+X10+X7+X6+X4+X2+X+1
- $\mathbf{T} = X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + X11 + X10 +$
- 8 = X32+X28+X27+X26+X25+X23+X22+X20+X19+X18+X14+X13+X11+X10+X9+X8+X6+1

Selection of CRC\_POLYNOMIAL=0 does **not** result in disabling of CRC generation/checking but instead sets the CRC polynomial coefficients to all zeros. The proper method of disabling CRC is by clearing the CRC\_ENABLE bit(s) in the appropriate PKT\_FIELD\_X\_CRC\_CONFIG properties.

## 4.3.9. Controlling of Storage of Length Byte(s) in RX FIFO

The PH stores the received bytes after the Sync Word field into the RX FIFO, excluding CRC checksum bytes (if present). By default, the received length field byte(s) (in the event of a variable-length packet) are *not* stored in the RX FIFO. However, it is possible to configure the chip such that the received length field byte(s) (occurring at the end of the field specified by the SRC\_FIELD [2:0] value) are not automatically "stripped off" and are thus stored into the RX FIFO. This is accomplished by setting the IN FIFO bit D3 in the PKT LEN property 0x1208.



## 4.4. Match (Header Check) Functionality

The Si446x family of chips provides for fully configurable Matching functionality on up to 4 data bytes in the Data Field(s) of the packet. The Match functionality is configured through the MATCH property group at 0x3000-0B. The Match function is typically used to implement Header Check or Broadcast Check capability. Header or Broadcast Checking is typically used to quickly determine if a packet is intended for one (or more) receive nodes in a network. If a match is not found, the chip can abort reception of the packet and proceed to scanning for the next packet. The Match function is enabled by setting the MATCH\_EN bit D6 of the MATCH\_CTRL\_1 property 0x3002.

	MATCH_CTRL_1												
7	6	5	4	3	2	1	0						
POLARITY	MATCH_EN			OFFSE	r[5:0]								
0	0	0x00											

Figure 36. Property 0x3002 MATCH CTRL 1, Match 1 Control Field

Although it is customary for the Match/Header bytes to be located immediately after the Sync Word (thus allowing the chip to rapidly verify if the packet is intended for that node), there is no mandatory requirement that the Match bytes be placed in this location. The Si446x family of chips allows the user to define up to 4 Match bytes at configurable locations in the packet. The only restraint is that all of the Match bytes must be located within the first 32 bytes following the end of the Sync Word.

The location(s) of the received data byte(s) upon which to perform the Match function are specified by the OFFSET[4:0] field in each MATCH\_CTRL\_X property. The value in this field represents the offset in number of bytes of the location of the received data byte to match, relative to the end of the Sync Word. Thus if it is desired to match against the first byte immediately following the Sync Word, this field would be set to OFFSET = 0. Setting OFFSET = 1 would match against the second byte following the Sync Word, and so on. It is also necessary that the offset(s) of the Match bytes be in non-descending order; that is, the offset location of Match 1 byte must be less than or equal to the location of Match 2 byte, the offset location of Match 2 byte must be less than or equal to the location of Match 3 byte, and so on. Two (or more) Match bytes may have the same offset location.

Once the location of each Match byte has been specified, it is next necessary to configure their mask values. A mask value represents a bit pattern which is logically AND'ed (bit-wise) with the corresponding received Match byte. These mask values are specified in the MASK\_X[7:0] fields where "X" can range from 1 to 4, and accessed through the MATCH\_MASK\_X properties (e.g., MATCH\_MASK\_1 at 0x3001). For example, if it is desired to match only the top 4 bits of the first Match byte, it would be necessary to set MATCH\_MASK\_1[7:0] = 0xF0.

The result is then compared with the corresponding match value. The match values are specified in the VALUE\_X[7:0] fields where "X" can again range from 1 to 4, and accessed through the MATCH\_VALUE\_X properties (e.g., MATCH\_VALUE\_1 at 0x3000).




Figure 37. Property 0x3000-01 MATCH\_VALUE\_1, Match 1 Value and Mask



The logical result of the comparison is also configurable by the POLARITY bit D7 of the MATCH\_CTRL\_X property. If POLARITY = 0, the logical result is TRUE if the comparison matches. If POLARITY = 1, the logical result is TRUE if the comparison does not match.

The match values, masks, and logical result polarities for additional Match bytes are specified in a similar fashion. However, for each additional Match byte it is necessary to specify how its logical result will be combined with the logical result from the previous match(es). For each successive Match byte, it is possible to logically-OR (LOGIC bit=1) or logically-AND (LOGIC bit=0) its result with the cumulative logical result from the previous match(es). It is thus possible to construct a match function such as: Match\_1 OR !Match\_2 AND Match\_3 AND !Match\_4.

MATCH_CTRL_2													
7	6	5	4	3	2	1	0						
POLARITY	LOGIC			OFFSE'	T[5:0]								
0	0		0x00										

Figure 38. Property 0x3005 MATCH\_CTRL\_2, Match 2 Control Field



## 5. Example Scripts

#### 5.1. TX Mode

The following are some example scripts demonstrating operation of the Packet Handler in TX mode. Each script has certain API calls in common to accomplish basic functions such as setting the desired frequency of operation, setting the data rate and deviation, setting the TX output power level, etc. The scripts differ primarily in configuration of the PH and Preamble. All scripts assume a desired transmit frequency of 915.0 MHz, 2GFSK modulation at a data rate of 5 kbps and a deviation of 1.625 kHz.

## 5.1.1. Fixed-Length Packet Structure (Preamble + Sync + Payload + CRC)

A simple packet structure to create is one that contains a standard Preamble (i.e., "0101' pattern), Sync Word, several bytes of Payload data, and a CRC checksum.

#BatchName TX 915.0 MHz ClassE +20dBm 2GFSK Packet

# XO30M DR5K Dev1.625K wCRC FxdLen LoopBW=200kHz

# Revision Date: 5/8/2013, IQCalc=6381

# Start

RESET

'POWER UP' 01 00 01 C9 C3 80

'PART\_INFO'

'FUNC INFO'

# Adjust Crystal Osc cap bank to center oscillator frequency

'SET\_PROPERTY' 'GLOBAL\_XO\_TUNE' 4B

# Set interrupts = Packet Sent

'SET\_PROPERTY' 'INT\_CTL\_ENABLE' 05

'SET PROPERTY' 'INT CTL PH ENABLE' 20

# Read and clear any existing interrupts

'GET INT STATUS' 00 00 00

# General parameters, Mod Type = 2GFSK, Packet FIFO

'SET PROPERTY' 'MODEM MOD TYPE' 03

'SET\_PROPERTY' 'MODEM\_MAP\_CONTROL' 00

'SET\_PROPERTY' 'MODEM\_CLKGEN\_BAND' 08

# Freq control group = 915.0 MHz

'SET\_PROPERTY' 'FREQ\_CONTROL\_INTE' 3C

'SET PROPERTY' 'FREQ CONTROL FRAC 2' 08

'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_1' 00

'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_0' 00

'SET\_PROPERTY' 'FREQ\_CONTROL\_W\_SIZE' 20

# PA control group = Class-E, +20 dBm



'SET\_PROPERTY' 'PA\_MODE' 08

'SET\_PROPERTY' 'PA\_PWR\_LVL' 7F

'SET\_PROPERTY' 'PA\_BIAS\_CLKDUTY' 00

'SET\_PROPERTY' 'PA\_TC' 3D

# Tx parameters, DR=5kbps, Dev=1.625kHz, TXOSR=40

'SET PROPERTY' 'MODEM DATA RATE 2' 00

'SET\_PROPERTY' 'MODEM\_DATA\_RATE\_1' 4E

'SET\_PROPERTY' 'MODEM\_DATA\_RATE\_0' 20

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_3' 04

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_2' 2D

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_1' C6

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_0' C0

'SET\_PROPERTY' 'MODEM\_FREQ\_DEV\_2' 00

'SET\_PROPERTY' 'MODEM\_FREQ\_DEV\_1' 00

'SET\_PROPERTY' 'MODEM\_FREQ\_DEV\_0' 39

'SET\_PROPERTY' 'MODEM\_TX\_RAMP\_DELAY' 01

# Set Preamble = Std '0101, Length = 5 bytes

'SET\_PROPERTY' 'PREAMBLE\_TX\_LENGTH' 05

'SET\_PROPERTY' 'PREAMBLE\_CONFIG' 12

# Set Sync word = 2 bytes = 0xB42B (sent little-endian = 0x2DD4 over air interface)

'SET\_PROPERTY' 'SYNC\_CONFIG' 01

'SET\_PROPERTY' 'SYNC\_BITS\_31\_24' B4

'SET\_PROPERTY' 'SYNC\_BITS\_23\_16' 2B

# Enable CRC, set the X15+X12+X5+1 16-bit polynomial, seed value = 1's

'SET\_PROPERTY' 'PKT\_CRC\_CONFIG' 85

# Set fixed packet length, Field-1 = 10 bytes, CRC across Field-1, load seed value

'SET\_PROPERTY' 'PKT\_LEN' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_12\_8' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_7\_0' 0A

'SET\_PROPERTY' 'PKT\_FIELD\_1\_CONFIG' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_CRC\_CONFIG' A2

# Load 10-bytes of arbitrary data into TX FIFO

'WRITE TX FIFO' 01 02 03 04 05 06 07 08 09 0A

# Start transmitting, return to READY after packet



'START\_TX' 00 30 00 00

## 5.1.2. Variable-Length Packet Structure (Preamble + Sync + Length + Payload +CRC)

The following packet structure builds upon the basic script shown in "5.1.1. Fixed-Length Packet Structure (Preamble + Sync + Payload + CRC)", but modifies the PH section to provide for a variable-length Data field.

As discussed in "3.3.6. Construction of a Variable Length TX Packet", it is necessary for the user to explicitly load the bytes containing the packet length info into the TX FIFO; the chip does not automatically append these bytes to the packet. In the example script shown below, the Length field bytes are the first two bytes (00 0A) of the WRITE\_TX\_FIFO command; the remaining bytes are considered the Payload Data bytes. Note that there is no means of specifying a field as variable in length when in TX mode; the length of each field is simply defined by its corresponding PKT\_FIELD\_X\_LENGTH\_12\_0 property value. If these field value(s) are unchanging from packet to packet, the packet is fixed in length. If these field value(s) are modified between successive packets, the packet is variable in length. In this example, there is no requirement for field-specific processing and thus both the length bytes and the Payload bytes may be packed into the same field (i.e., Field 1).

#BatchName TX 915.0 MHz ClassE +20dBm 2GFSK Packet

# XO30M DR5K Dev1.625K wCRC VarLen LoopBW=200kHz

# Revision Date: 5/8/2013, IQCalc=6381

# Start

RESET

'POWER UP' 01 00 01 C9 C3 80

'PART\_INFO'

'FUNC\_INFO'

# Adjust Crystal Osc cap bank to center oscillator frequency

'SET\_PROPERTY' 'GLOBAL\_XO\_TUNE' 4B

# Set interrupts = Packet Sent

'SET\_PROPERTY' 'INT\_CTL\_ENABLE' 05

'SET PROPERTY' 'INT CTL PH ENABLE' 20

# Read and clear any existing interrupts

'GET INT STATUS' 00 00 00

# General parameters, Mod Type = 2GFSK, Packet FIFO

'SET\_PROPERTY' 'MODEM\_MOD\_TYPE' 03

'SET\_PROPERTY' 'MODEM\_MAP\_CONTROL' 00

'SET\_PROPERTY' 'MODEM\_CLKGEN\_BAND' 08

# Freq control group = 915.0 MHz

'SET\_PROPERTY' 'FREQ\_CONTROL\_INTE' 3C

'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_2' 08

'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_1' 00

'SET PROPERTY' 'FREQ CONTROL FRAC 0' 00

'SET\_PROPERTY' 'FREQ\_CONTROL\_W\_SIZE' 20



# PA control group = Class-E, +20 dBm

'SET\_PROPERTY' 'PA\_MODE' 08

'SET\_PROPERTY' 'PA\_PWR\_LVL' 7F

'SET\_PROPERTY' 'PA\_BIAS\_CLKDUTY' 00

'SET\_PROPERTY' 'PA\_TC' 3D

# Tx parameters, DR=5kbps, Dev=1.625kHz, TXOSR=40

'SET\_PROPERTY' 'MODEM\_DATA\_RATE\_2' 00

'SET\_PROPERTY' 'MODEM\_DATA\_RATE\_1' 4E

'SET\_PROPERTY' 'MODEM\_DATA\_RATE\_0' 20

'SET PROPERTY' 'MODEM TX NCO MODE 3' 04

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_2' 2D

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_1' C6

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_0' C0

'SET\_PROPERTY' 'MODEM\_FREQ\_DEV\_2' 00

'SET\_PROPERTY' 'MODEM\_FREQ\_DEV\_1' 00

'SET\_PROPERTY' 'MODEM\_FREQ\_DEV\_0' 39

'SET\_PROPERTY' 'MODEM\_TX\_RAMP\_DELAY' 01

# Set Preamble = Std '0101, Length = 5 bytes

'SET\_PROPERTY' 'PREAMBLE\_TX\_LENGTH' 05

'SET\_PROPERTY' 'PREAMBLE\_CONFIG' 12

# Set Sync word = 2 bytes = 0xB42B (sent little-endian = 0x2DD4 over air interface)

'SET\_PROPERTY' 'SYNC\_CONFIG' 01

'SET\_PROPERTY' 'SYNC\_BITS\_31\_24' B4

'SET\_PROPERTY' 'SYNC\_BITS\_23\_16' 2B

# Enable CRC, set the X15+X12+X5+1 16-bit polynomial, seed value = 1's

'SET PROPERTY' 'PKT CRC CONFIG' 85

# Set fixed packet length, Field-1 = 12 bytes, CRC across Field-1, load seed value

'SET\_PROPERTY' 'PKT\_LEN' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_12\_8' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_7\_0' 0C

'SET\_PROPERTY' 'PKT\_FIELD\_1\_CONFIG' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_CRC\_CONFIG' A2

# Load 12-bytes of data into TX FIFO

# First 2 bytes should contain Variable Field Length info for RX node



## **AN626**

# (Value of Length bytes should reflect only length of the variable field, 10-bytes in this example)

'WRITE TX FIFO' 00 0A 01 02 03 04 05 06 07 08 09 0A

# Start transmitting, return to READY after packet

'START TX' 00 30 00 00

### 5.1.3. Variable-Length Packet with Header (Match) Bytes

The following packet structure builds upon the basic script shown in "5.1.2. Variable-Length Packet Structure (Preamble + Sync + Length + Payload +CRC)", but modifies the PH section to additionally provide for Header bytes using the Match function.

As discussed in "3.3.7. Match (Header Bytes) in TX Packet", it is necessary for the user to explicitly load the bytes containing the Match/Header bytes into the TX FIFO; the chip does not automatically insert pre-defined Match bytes into the packet. Thus the configuration of the TX node is quite similar to that shown in previous scripts; all that is different is the "intended meaning" of various bytes placed in the TX FIFO. The intended meaning of each byte in the TX FIFO cannot be inferred until the configuration of the corresponding RX node is defined. There is again no requirement for field-specific processing, and thus the match bytes, length bytes, and Payload bytes may all be packed into the same field (i.e., Field 1).

#BatchName TX 915.0 MHz ClassE +20dBm 2GFSK Packet

# XO30M DR5K Dev1.625K wCRC wMatch VarLen LoopBW=200kHz

# Revision Date: 5/8/2013, IQCalc=6381

# Start

RESET

'POWER\_UP' 01 00 01 C9 C3 80

'PART\_INFO'

'FUNC INFO'

# Adjust Crystal Osc cap bank to center oscillator frequency

'SET\_PROPERTY' 'GLOBAL\_XO\_TUNE' 4B

# Set interrupts = Packet Sent

'SET\_PROPERTY' 'INT\_CTL\_ENABLE' 05

'SET\_PROPERTY' 'INT\_CTL\_PH\_ENABLE' 20

# Read and clear any existing interrupts

'GET INT STATUS' 00 00 00

# General parameters, Mod Type = 2GFSK, Packet FIFO

'SET PROPERTY' 'MODEM MOD TYPE' 03

'SET\_PROPERTY' 'MODEM\_MAP\_CONTROL' 00

'SET\_PROPERTY' 'MODEM\_CLKGEN\_BAND' 08

# Freq control group = 915.0 MHz

'SET\_PROPERTY' 'FREQ\_CONTROL\_INTE' 3C

'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_2' 08



'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_1' 00

'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_0' 00

'SET\_PROPERTY' 'FREQ\_CONTROL\_W\_SIZE' 20

# PA control group = Class-E, +20 dBm

'SET\_PROPERTY' 'PA\_MODE' 08

'SET\_PROPERTY' 'PA\_PWR\_LVL' 7F

'SET\_PROPERTY' 'PA\_BIAS\_CLKDUTY' 00

'SET\_PROPERTY' 'PA\_TC' 3D

# Tx parameters, DR=5kbps, Dev=1.625kHz, TXOSR=40

'SET PROPERTY' 'MODEM DATA RATE 2' 00

'SET\_PROPERTY' 'MODEM\_DATA\_RATE\_1' 4E

'SET\_PROPERTY' 'MODEM\_DATA\_RATE\_0' 20

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_3' 04

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_2' 2D

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_1' C6

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_0' C0

'SET\_PROPERTY' 'MODEM\_FREQ\_DEV\_2' 00

'SET PROPERTY' 'MODEM FREQ DEV 1' 00

'SET\_PROPERTY' 'MODEM\_FREQ\_DEV\_0' 39

'SET\_PROPERTY' 'MODEM\_TX\_RAMP\_DELAY' 01

# Set Preamble = Std '0101, Length = 5 bytes

'SET\_PROPERTY' 'PREAMBLE\_TX\_LENGTH' 05

'SET\_PROPERTY' 'PREAMBLE\_CONFIG' 12

# Set Sync word = 2 bytes = 0xB42B (sent little-endian = 0x2DD4 over air interface)

'SET\_PROPERTY' 'SYNC\_CONFIG' 01

'SET PROPERTY' 'SYNC BITS 31 24' B4

'SET\_PROPERTY' 'SYNC\_BITS\_23\_16' 2B

# Enable CRC, set the X15+X12+X5+1 16-bit polynomial, seed value = 1's

'SET\_PROPERTY' 'PKT\_CRC\_CONFIG' 85

# Set fixed packet length, Field-1 = 14 bytes, CRC across Field-1, load seed value

'SET\_PROPERTY' 'PKT\_LEN' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_12\_8' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_7\_0' 0E

'SET\_PROPERTY' 'PKT\_FIELD\_1\_CONFIG' 00



## **AN626**

'SET\_PROPERTY' 'PKT\_FIELD\_1\_CRC\_CONFIG' A2

# Load 14-bytes of data into TX FIFO

# First 2 bytes should contain Match Bytes for comparison in RX node

# Next 2 bytes should contain Variable Field Length info for RX node

# (Value of Length bytes should reflect only length of the variable field, 10-bytes in this example)

'WRITE TX FIFO' FF 0F 00 0A 01 02 03 04 05 06 07 08 09 0A

# Start transmitting, return to READY after packet

'START TX' 00 30 00 00

### 5.1.4. Fixed Length Packet with Non-Standard Preamble

The following script illustrates the concept of defining a non-standard Preamble. This example packet structure builds upon the basic script shown in "5.1.1. Fixed-Length Packet Structure (Preamble + Sync + Payload + CRC)", but modifies the PH section to configure the chip to use a non-standard Preamble.

As discussed in "3.1.3. Configuration of Non-Standard Preamble Pattern", the customized preamble pattern to be sent repeatedly is transmitted in little-endian fashion. Thus in the example below, the programmed 8-bit pattern of 8'b1110 0110= 0xE6 will appear on the air interface as "0110 0111 0110 0111...'

#BatchName TX 915.0 MHz ClassE +20dBm 2GFSK Packet

# XO30M DR5K Dev1.625K noCRC FxdLen NonStdPream LoopBW=200kHz

# Revision Date: 5/8/2013, IQCalc=6381

# Start

RESET

'POWER\_UP' 01 00 01 C9 C3 80

'PART INFO'

'FUNC INFO'

# Adjust Crystal Osc cap bank to center oscillator frequency

'SET PROPERTY' 'GLOBAL XO TUNE' 4B

# Set interrupts = Packet Sent

'SET\_PROPERTY' 'INT\_CTL\_ENABLE' 05

'SET PROPERTY' 'INT CTL PH ENABLE' 20

# Read and clear any existing interrupts

'GET INT STATUS' 00 00 00

# General parameters, Mod Type = 2GFSK, Packet FIFO

'SET\_PROPERTY' 'MODEM\_MOD\_TYPE' 03

'SET PROPERTY' 'MODEM MAP CONTROL' 00

'SET\_PROPERTY' 'MODEM\_CLKGEN\_BAND' 08

# Freq control group = 915.0 MHz

'SET\_PROPERTY' 'FREQ\_CONTROL\_INTE' 3C



'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_2' 08

'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_1' 00

'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_0' 00

'SET\_PROPERTY' 'FREQ\_CONTROL\_W\_SIZE' 20

# PA control group = Class-E, +20 dBm

'SET\_PROPERTY' 'PA\_MODE' 08

'SET\_PROPERTY' 'PA\_PWR\_LVL' 7F

'SET\_PROPERTY' 'PA\_BIAS\_CLKDUTY' 00

'SET\_PROPERTY' 'PA\_TC' 3D

# Tx parameters, DR=5kbps, Dev=1.625kHz, TXOSR=40

'SET\_PROPERTY' 'MODEM\_DATA\_RATE\_2' 00

'SET\_PROPERTY' 'MODEM\_DATA\_RATE\_1' 4E

'SET\_PROPERTY' 'MODEM\_DATA\_RATE\_0' 20

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_3' 04

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_2' 2D

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_1' C6

'SET\_PROPERTY' 'MODEM\_TX\_NCO\_MODE\_0' C0

'SET PROPERTY' 'MODEM FREQ DEV 2' 00

'SET\_PROPERTY' 'MODEM\_FREQ\_DEV\_1' 00

'SET\_PROPERTY' 'MODEM\_FREQ\_DEV\_0' 39

'SET\_PROPERTY' 'MODEM\_TX\_RAMP\_DELAY' 01

# Set Preamble = Non-Std, Length = 5 bytes

'SET\_PROPERTY' 'PREAMBLE\_TX\_LENGTH' 05

'SET PROPERTY' 'PREAMBLE CONFIG' 10

# Set Non-Std Pattern Length = 8bits = 0xE6 (0x67 over air interface)

'SET PROPERTY' 'PREAMBLE CONFIG NSTD' 07

'SET\_PROPERTY' 'PREAMBLE\_PATTERN\_7\_0' E6

# Set Sync word = 2 bytes = 0xB42B (sent little-endian = 0x2DD4 over air interface)

'SET\_PROPERTY' 'SYNC\_CONFIG' 01

'SET\_PROPERTY' 'SYNC\_BITS\_31\_24' B4

'SET\_PROPERTY' 'SYNC\_BITS\_23\_16' 2B

# Set fixed packet length, Field-1 = 10 bytes

'SET\_PROPERTY' 'PKT\_LEN' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_12\_8' 00



# **AN626**

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_7\_0' 0A

'SET\_PROPERTY' 'PKT\_FIELD\_1\_CONFIG' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_CRC\_CONFIG' 00

# Load 10-bytes of arbitrary data into TX FIFO

'WRITE\_TX\_FIFO' 01 02 03 04 05 06 07 08 09 0A

# Start transmitting, return to READY after packet

'START\_TX' 00 30 00 00

## 5.2. Example Script for Packet Handler in RX Mode

The following are some example scripts demonstrating operation of the Packet Handler in RX mode. Each script has certain API calls in common to accomplish basic functions such as setting the desired frequency of operation, setting the loop bandwidth of the PLL, configuring the RX Modem, etc. The scripts differ primarily in configuration of the PH and Preamble. All scripts assume a desired receive frequency of 915.0 MHz, 2GFSK modulation at a data rate of 5 kbps and a deviation of 1.625 kHz.

## 5.2.1. Fixed-Length Packet Structure (Preamble + Sync + Payload

The simplest packet structure to create is one that contains a standard Preamble (i.e., "0101' pattern), Sync Word, several bytes of Payload data, but no CRC checksum.

#BatchName RX 915.0 MHz Packet 2GFSK DR5K Dev1.625K

# StdPream XO30M 0ppm wPLLAFC FxdLen noCRC SyncDemod BW=8.4kHz

# Revision Date: 5/8/2013, IQCalc=6381

# Start

RESET

'POWER\_UP' 01 00 01 C9 C3 80

'PART INFO'

'FUNC INFO'

# Adjust Crystal Osc cap bank to center oscillator frequency

'SET\_PROPERTY' 'GLOBAL\_XO\_TUNE' 4B

# Set interrupts = Packet RX, Preamble Valid

'SET\_PROPERTY' 'INT\_CTL\_ENABLE' 03

'SET\_PROPERTY' 'INT\_CTL\_PH\_ENABLE' 10

'SET PROPERTY' 'INT CTL MODEM ENABLE' 02

# Read and clear any existing interrupts

'GET\_INT\_STATUS' 00 00 00

# General parameters, Mod Type = 2GFSK

'SET PROPERTY' 'MODEM MOD TYPE' 03

'SET\_PROPERTY' 'MODEM\_MAP\_CONTROL' 00

'SET PROPERTY' 'MODEM CLKGEN BAND' 08



- # Freq control group = 915.0 MHz
- 'SET\_PROPERTY' 'FREQ\_CONTROL\_INTE' 3C
- 'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_2' 08
- 'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_1' 00
- 'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_0' 00
- 'SET PROPERTY' 'FREQ CONTROL W SIZE' 20
- # Rx parameters
- 'SET\_PROPERTY' 'FREQ\_CONTROL\_VCOCNT\_RX\_ADJ' FF
- 'SET\_PROPERTY' 'MODEM\_MDM\_CTRL' 00
- 'SET PROPERTY' 'MODEM IF CONTROL' 08
- 'SET\_PROPERTY' 'MODEM\_IF\_FREQ\_2' 03
- 'SET\_PROPERTY' 'MODEM\_IF\_FREQ\_1' C0
- 'SET\_PROPERTY' 'MODEM\_IF\_FREQ\_0' 00
- 'SET\_PROPERTY' 'MODEM\_DECIMATION\_CFG1' B0
- 'SET\_PROPERTY' 'MODEM\_DECIMATION\_CFG0' 20
- 'SET\_PROPERTY' 'MODEM\_BCR\_OSR\_1' 00
- 'SET\_PROPERTY' 'MODEM\_BCR\_OSR\_0' 5E
- 'SET PROPERTY' 'MODEM BCR NCO OFFSET 2' 05
- 'SET\_PROPERTY' 'MODEM\_BCR\_NCO\_OFFSET\_1' 76
- 'SET\_PROPERTY' 'MODEM\_BCR\_NCO\_OFFSET\_0' 1A
- 'SET\_PROPERTY' 'MODEM\_BCR\_GAIN\_1' 07
- 'SET\_PROPERTY' 'MODEM\_BCR\_GAIN\_0' FF
- 'SET\_PROPERTY' 'MODEM\_BCR\_GEAR' 02
- 'SET PROPERTY' 'MODEM BCR MISC1' 00
- 'SET\_PROPERTY' 'MODEM\_BCR\_MISC0' 00
- 'SET PROPERTY' 'MODEM AFC GEAR' 00
- 'SET\_PROPERTY' 'MODEM\_AFC\_WAIT' 12
- 'SET PROPERTY' 'MODEM AFC GAIN 1' 80
- 'SET\_PROPERTY' 'MODEM\_AFC\_GAIN\_0' 16
- 'SET PROPERTY' 'MODEM AFC LIMITER 1' 01
- 'SET\_PROPERTY' 'MODEM\_AFC\_LIMITER\_0' 76
- 'SET\_PROPERTY' 'MODEM\_AFC\_MISC' E0
- 'SET PROPERTY' 'MODEM AGC CONTROL' E2
- 'SET\_PROPERTY' 'MODEM\_AGC\_WINDOW\_SIZE' 11



## **AN626**

'SET\_PROPERTY' 'MODEM\_AGC\_RFPD\_DECAY' 15

'SET\_PROPERTY' 'MODEM\_AGC\_IFPD\_DECAY' 15

'SET\_PROPERTY' 'MODEM\_OOK\_CNT1' A4

'SET\_PROPERTY' 'MODEM\_OOK\_MISC' 03

'SET\_PROPERTY' 'MODEM\_RAW\_SEARCH' D6

'SET PROPERTY' 'MODEM RAW CONTROL' 03

'SET\_PROPERTY' 'MODEM\_RAW\_EYE\_1' 00

'SET\_PROPERTY' 'MODEM\_RAW\_EYE\_0' DE

'SET\_PROPERTY' 'MODEM\_RSSI\_COMP' 40

'SET PROPERTY' 'MODEM RSSI CONTROL' 00

'SET\_PROPERTY' 'MODEM\_RSSI\_THRESH' FF

'SET PROPERTY' 'MODEM RSSI JUMP THRESH' 0C

# WB filter k1=6 (BW=8.4 kHz), NB filter k2=6 (BW=8.4 kHz)

'SET\_PROPERTY' 21 0C 00 5B 47 0F C0 6D 25 F4 DB D6 DF EC F7

'SET PROPERTY' 21 06 0C FE 01 15 F0 FF 03

'SET\_PROPERTY' 21 0C 12 5B 47 0F C0 6D 25 F4 DB D6 DF EC F7

'SET\_PROPERTY' 21 06 1E FE 01 15 F0 FF 03

# Set Preamble = Std '0101', Det Thresh = 20-bits, RX Timeout = 8 nibbles

'SET\_PROPERTY' 'PREAMBLE\_CONFIG' 02

'SET\_PROPERTY' 'PREAMBLE\_CONFIG\_STD\_1' 14

'SET\_PROPERTY' 'PREAMBLE\_CONFIG\_STD\_2' 08

# Set Sync word = 2 bytes = 0xB42B (sent little-endian = 0x2DD4 over air interface)

'SET\_PROPERTY' 'SYNC\_CONFIG' 01

'SET PROPERTY' 'SYNC BITS 31 24' B4

'SET\_PROPERTY' 'SYNC\_BITS\_23\_16' 2B

# Rx Packet control group

# Field-1 Length = 10 bytes

'SET\_PROPERTY' 'PKT\_CRC\_CONFIG' 00

'SET\_PROPERTY' 'PKT\_CONFIG1' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_12\_8' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_7\_0' 0A

# GPIO configuration

# RxData/RxClk/PreambleValid/SyncWordDet

'GPIO\_PIN\_CFG' 14 11 18 1A 00 00 00



# Start receiving, return to READY after valid packet

'START\_RX' 00 00 00 00 00 03 00

## 5.2.2. Fixed-Length Packet Structure with CRC (Preamble + Sync + Payload + CRC)

The following packet structure builds upon the basic script shown in "5.2.1. Fixed-Length Packet Structure (Preamble + Sync + Payload", but modifies the PH section to calculate a CRC checksum across the Data field.

This script assumes that the received packet contains a 10-byte Payload with byte values "01 02 03 04 05 06 07 08 09 0A", followed by a 2-byte CRC checksum with value "4B CD". (This 2-byte checksum value is that created on the TX side of the link by applying the same X16+X12+X5+1 polynomial across the Payload data field.)

#BatchName RX 915.0 MHz Packet 2GFSK DR5K Dev1.625K

# StdPream XO30M 0ppm wPLLAFC FxdLen wCRC SyncDemod BW=8.4kHz

# Revision Date: 5/8/2013, IQCalc=6381

# Start

RESET

'POWER\_UP' 01 00 01 C9 C3 80

'PART INFO'

'FUNC INFO'

# Adjust Crystal Osc cap bank to center oscillator frequency

'SET\_PROPERTY' 'GLOBAL\_XO\_TUNE' 4B

# Set interrupts = Packet RX, Preamble Valid

'SET PROPERTY' 'INT CTL ENABLE' 03

'SET\_PROPERTY' 'INT\_CTL\_PH\_ENABLE' 10

'SET\_PROPERTY' 'INT\_CTL\_MODEM\_ENABLE' 02

# Read and clear any existing interrupts

'GET INT STATUS' 00 00 00

# General parameters, Mod Type = 2GFSK

'SET\_PROPERTY' 'MODEM\_MOD\_TYPE' 03

'SET\_PROPERTY' 'MODEM\_MAP\_CONTROL' 00

'SET PROPERTY' 'MODEM CLKGEN BAND' 08

# Freq control group = 915.0 MHz

'SET PROPERTY' 'FREQ CONTROL INTE' 3C

'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_2' 08

'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_1' 00

'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_0' 00

'SET\_PROPERTY' 'FREQ\_CONTROL\_W\_SIZE' 20

# Rx parameters

'SET\_PROPERTY' 'FREQ\_CONTROL\_VCOCNT\_RX\_ADJ' FF



## **AN626**

- 'SET\_PROPERTY' 'MODEM\_MDM\_CTRL' 00
- 'SET\_PROPERTY' 'MODEM\_IF\_CONTROL' 08
- 'SET\_PROPERTY' 'MODEM\_IF\_FREQ\_2' 03
- 'SET\_PROPERTY' 'MODEM\_IF\_FREQ\_1' C0
- 'SET\_PROPERTY' 'MODEM\_IF\_FREQ\_0' 00
- 'SET\_PROPERTY' 'MODEM\_DECIMATION\_CFG1' B0
- 'SET\_PROPERTY' 'MODEM\_DECIMATION\_CFG0' 20
- 'SET\_PROPERTY' 'MODEM\_BCR\_OSR\_1' 00
- 'SET\_PROPERTY' 'MODEM\_BCR\_OSR\_0' 5E
- 'SET\_PROPERTY' 'MODEM\_BCR\_NCO\_OFFSET\_2' 05
- 'SET\_PROPERTY' 'MODEM\_BCR\_NCO\_OFFSET\_1' 76
- 'SET\_PROPERTY' 'MODEM\_BCR\_NCO\_OFFSET\_0' 1A
- 'SET\_PROPERTY' 'MODEM\_BCR\_GAIN\_1' 07
- 'SET\_PROPERTY' 'MODEM\_BCR\_GAIN\_0' FF
- 'SET\_PROPERTY' 'MODEM\_BCR\_GEAR' 02
- 'SET\_PROPERTY' 'MODEM\_BCR\_MISC1' 00
- 'SET\_PROPERTY' 'MODEM\_BCR\_MISC0' 00
- 'SET\_PROPERTY' 'MODEM\_AFC\_GEAR' 00
- 'SET\_PROPERTY' 'MODEM\_AFC\_WAIT' 12
- 'SET\_PROPERTY' 'MODEM\_AFC\_GAIN\_1' 80
- 'SET\_PROPERTY' 'MODEM\_AFC\_GAIN\_0' 16
- 'SET\_PROPERTY' 'MODEM\_AFC\_LIMITER\_1' 01
- 'SET\_PROPERTY' 'MODEM\_AFC\_LIMITER\_0' 76
- 'SET PROPERTY' 'MODEM AFC MISC' E0
- 'SET\_PROPERTY' 'MODEM\_AGC\_CONTROL' E2
- 'SET PROPERTY' 'MODEM AGC WINDOW SIZE' 11
- 'SET\_PROPERTY' 'MODEM\_AGC\_RFPD\_DECAY' 15
- 'SET PROPERTY' 'MODEM AGC IFPD DECAY' 15
- 'SET\_PROPERTY' 'MODEM\_OOK\_CNT1' A4
- 'SET\_PROPERTY' 'MODEM\_OOK\_MISC' 03
- 'SET\_PROPERTY' 'MODEM\_RAW\_SEARCH' D6
- 'SET\_PROPERTY' 'MODEM\_RAW\_CONTROL' 03
- 'SET\_PROPERTY' 'MODEM\_RAW\_EYE\_1' 00
- 'SET\_PROPERTY' 'MODEM\_RAW\_EYE\_0' DE



'SET\_PROPERTY' 'MODEM\_RSSI\_COMP' 40

'SET\_PROPERTY' 'MODEM\_RSSI\_CONTROL' 00

'SET\_PROPERTY' 'MODEM\_RSSI\_THRESH' FF

'SET\_PROPERTY' 'MODEM\_RSSI\_JUMP\_THRESH' 0C

# WB filter k1=6 (BW=8.4 kHz), NB filter k2=6 (BW=8.4 kHz)

'SET\_PROPERTY' 21 0C 00 5B 47 0F C0 6D 25 F4 DB D6 DF EC F7

'SET\_PROPERTY' 21 06 0C FE 01 15 F0 FF 03

'SET\_PROPERTY' 21 0C 12 5B 47 0F C0 6D 25 F4 DB D6 DF EC F7

'SET\_PROPERTY' 21 06 1E FE 01 15 F0 FF 03

# Set Preamble = Std '0101', Det Thresh = 20-bits, RX Timeout = 8 nibbles

'SET\_PROPERTY' 'PREAMBLE\_CONFIG' 02

'SET\_PROPERTY' 'PREAMBLE\_CONFIG\_STD\_1' 14

'SET\_PROPERTY' 'PREAMBLE\_CONFIG\_STD\_2' 08

# Set Sync word = 2 bytes = 0xB42B (sent little-endian = 0x2DD4 over air interface)

'SET\_PROPERTY' 'SYNC\_CONFIG' 01

'SET\_PROPERTY' 'SYNC\_BITS\_31\_24' B4

'SET\_PROPERTY' 'SYNC\_BITS\_23\_16' 2B

# Rx Packet control group

# Set Field-1 = 10 bytes, Enable CRC = X16+X12+X5+1 polynomial

'SET\_PROPERTY' 'PKT\_CRC\_CONFIG' 05

'SET\_PROPERTY' 'PKT\_CONFIG1' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_12\_8' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_7\_0' 0A

'SET\_PROPERTY' 'PKT\_FIELD\_1\_CONFIG' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_CRC\_CONFIG' 8A

# GPIO configuration

# RxData/RxClk/PreambleValid/SyncWordDet

'GPIO PIN CFG' 14 11 18 1A 00 00 00

# Start receiving, return to READY after valid packet

'START\_RX' 00 00 00 00 00 03 00



### 5.2.3. Variable-Length Packet Structure

The following packet structure builds upon the basic script shown in "5.2.1. Fixed-Length Packet Structure (Preamble + Sync + Payload", but modifies the PH section to provide for a variable-length Data field. Calculation of a CRC checksum has been disabled in order to emphasize only the variable-length packet concept.

This script assumes that the received packet contains a 2-byte Length field, followed by a Payload field of variable length (up to 16 bytes maximum). This script defines Field-1 as containing the Length information, while Field-2 contains the variable-length Payload. The transmitted Length value should reflect only the length of the Payload field length (i.e., does *not* include 2 bytes for the Length fields).

#BatchName RX 915.0 MHz Packet 2GFSK DR5K Dev1.625K

# StdPream XO30M 0ppm wPLLAFC VarLen noCRC SyncDemod BW=8.4kHz

# Revision Date: 5/8/2013, IQCalc=6381

# Start

RESET

'POWER UP' 01 00 01 C9 C3 80

'PART\_INFO'

'FUNC INFO'

# Adjust Crystal Osc cap bank to center oscillator frequency

'SET PROPERTY' 'GLOBAL XO TUNE' 4B

# Set interrupts = Packet RX, Preamble Valid

'SET\_PROPERTY' 'INT\_CTL\_ENABLE' 03

'SET\_PROPERTY' 'INT\_CTL\_PH\_ENABLE' 10

'SET\_PROPERTY' 'INT\_CTL\_MODEM\_ENABLE' 02

# Read and clear any existing interrupts

'GET INT STATUS' 00 00 00

# General parameters, Mod Type = 2GFSK

'SET\_PROPERTY' 'MODEM\_MOD\_TYPE' 03

'SET\_PROPERTY' 'MODEM\_MAP\_CONTROL' 00

'SET\_PROPERTY' 'MODEM\_CLKGEN\_BAND' 08

# Freq control group = 915.0 MHz

'SET\_PROPERTY' 'FREQ\_CONTROL\_INTE' 3C

'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_2' 08

'SET PROPERTY' 'FREQ CONTROL FRAC 1' 00

'SET\_PROPERTY' 'FREQ\_CONTROL\_FRAC\_0' 00

'SET PROPERTY' 'FREQ CONTROL W SIZE' 20

# Rx parameters

'SET PROPERTY' 'FREQ CONTROL VCOCNT RX ADJ' FF



- 'SET\_PROPERTY' 'MODEM\_MDM\_CTRL' 00
- 'SET\_PROPERTY' 'MODEM\_IF\_CONTROL' 08
- 'SET\_PROPERTY' 'MODEM\_IF\_FREQ\_2' 03
- 'SET\_PROPERTY' 'MODEM\_IF\_FREQ\_1' C0
- 'SET\_PROPERTY' 'MODEM\_IF\_FREQ\_0' 00
- 'SET PROPERTY' 'MODEM DECIMATION CFG1' B0
- 'SET\_PROPERTY' 'MODEM\_DECIMATION\_CFG0' 20
- 'SET\_PROPERTY' 'MODEM\_BCR\_OSR\_1' 00
- 'SET\_PROPERTY' 'MODEM\_BCR\_OSR\_0' 5E
- 'SET\_PROPERTY' 'MODEM\_BCR\_NCO\_OFFSET\_2' 05
- 'SET\_PROPERTY' 'MODEM\_BCR\_NCO\_OFFSET\_1' 76
- 'SET PROPERTY' 'MODEM BCR NCO OFFSET 0' 1A
- 'SET\_PROPERTY' 'MODEM\_BCR\_GAIN\_1' 07
- 'SET\_PROPERTY' 'MODEM\_BCR\_GAIN\_0' FF
- 'SET\_PROPERTY' 'MODEM\_BCR\_GEAR' 02
- 'SET\_PROPERTY' 'MODEM\_BCR\_MISC1' 00
- 'SET\_PROPERTY' 'MODEM\_BCR\_MISC0' 00
- 'SET PROPERTY' 'MODEM AFC GEAR' 00
- 'SET\_PROPERTY' 'MODEM\_AFC\_WAIT' 12
- 'SET\_PROPERTY' 'MODEM\_AFC\_GAIN\_1' 80
- 'SET\_PROPERTY' 'MODEM\_AFC\_GAIN\_0' 16
- 'SET\_PROPERTY' 'MODEM\_AFC\_LIMITER\_1' 01
- 'SET\_PROPERTY' 'MODEM\_AFC\_LIMITER\_0' 76
- 'SET\_PROPERTY' 'MODEM\_AFC\_MISC' E0
- 'SET\_PROPERTY' 'MODEM\_AGC\_CONTROL' E2
- 'SET PROPERTY' 'MODEM AGC WINDOW SIZE' 11
- 'SET\_PROPERTY' 'MODEM\_AGC\_RFPD\_DECAY' 15
- 'SET PROPERTY' 'MODEM AGC IFPD DECAY' 15
- 'SET\_PROPERTY' 'MODEM\_OOK\_CNT1' A4
- 'SET\_PROPERTY' 'MODEM\_OOK\_MISC' 03
- 'SET\_PROPERTY' 'MODEM\_RAW\_SEARCH' D6
- 'SET\_PROPERTY' 'MODEM\_RAW\_CONTROL' 03
- 'SET PROPERTY' 'MODEM RAW EYE 1' 00
- 'SET\_PROPERTY' 'MODEM\_RAW\_EYE\_0' DE



# **AN626**

'SET\_PROPERTY' 'MODEM\_RSSI\_COMP' 40 'SET\_PROPERTY' 'MODEM\_RSSI\_CONTROL' 00 'SET\_PROPERTY' 'MODEM\_RSSI\_THRESH' FF 'SET\_PROPERTY' 'MODEM\_RSSI\_JUMP\_THRESH' 0C # WB filter k1=6 (BW=8.4 kHz), NB filter k2=6 (BW=8.4 kHz) 'SET PROPERTY' 21 0C 00 5B 47 0F C0 6D 25 F4 DB D6 DF EC F7 'SET\_PROPERTY' 21 06 0C FE 01 15 F0 FF 03 'SET PROPERTY' 21 0C 12 5B 47 0F C0 6D 25 F4 DB D6 DF EC F7 'SET\_PROPERTY' 21 06 1E FE 01 15 F0 FF 03 # Set Preamble = Std '0101', Det Thresh = 20-bits, RX Timeout = 8 nibbles 'SET\_PROPERTY' 'PREAMBLE\_CONFIG' 02 'SET\_PROPERTY' 'PREAMBLE\_CONFIG\_STD\_1' 14 'SET\_PROPERTY' 'PREAMBLE\_CONFIG\_STD\_2' 08 # Set Sync word = 2 bytes = 0xB42B (sent little-endian = 0x2DD4 over air interface) 'SET\_PROPERTY' 'SYNC\_CONFIG' 01 'SET\_PROPERTY' 'SYNC\_BITS\_31\_24' B4 'SET\_PROPERTY' 'SYNC\_BITS\_23\_16' 2B # Rx Packet control group 'SET\_PROPERTY' 'PKT\_CRC\_CONFIG' 00 'SET\_PROPERTY' 'PKT\_CONFIG1' 00 # Set Field1 = 2-bytes in length (to be used as PktLen field) 'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_12\_8' 00 'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_7\_0' 02 'SET\_PROPERTY' 'PKT\_FIELD\_1\_CONFIG' 00 'SET\_PROPERTY' 'PKT\_FIELD\_1\_CRC\_CONFIG' 00 # Set Field2 = 16-bytes max length 'SET\_PROPERTY' 'PKT\_FIELD\_2\_LENGTH\_12\_8' 00 'SET\_PROPERTY' 'PKT\_FIELD\_2\_LENGTH\_7\_0' 10 'SET\_PROPERTY' 'PKT\_FIELD\_2\_CONFIG' 00 'SET PROPERTY' 'PKT FIELD 2 CRC CONFIG' 00 # Designate Field1 as LENGTH field, Field2 as VARIABLE field. 'SET\_PROPERTY' 'PKT\_LEN\_FIELD\_SOURCE' 01 'SET\_PROPERTY' 'PKT\_LEN' 32



42 Rev. 0.2

'SET\_PROPERTY' 'PKT\_LEN\_ADJUST' 00

# GPIO configuration

# RxData/RxClk/PreambleValid/SyncWordDet

'GPIO\_PIN\_CFG' 14 11 18 1A 00 00 00

# Start receiving, return to READY after valid packet

'START\_RX' 00 00 00 00 00 03 00

## 5.2.4. Variable-Length Packet with Header (Match) Bytes

The following packet structure builds upon the basic script shown in "5.2.3. Variable-Length Packet Structure", but modifies the PH section to additionally provide for Header bytes using the Match function.

This script assumes that the received packet contains one Header/Match byte = 0xFE, followed by a 2-byte Length value, followed by a Payload field of variable length (up to 16 bytes maximum). This script defines Field-1 as containing both the Match byte and the Length value, while Field-2 contains the variable-length Payload. The transmitted Length value should reflect only the length of the variable Payload field (i.e., does *not* include 3 bytes for the Match and Length fields).

# Rx Packet control group

'SET\_PROPERTY' 'PKT\_CONFIG1' 00

# Disable CRC

'SET PROPERTY' 'PKT CRC CONFIG' 00

# Set Field-1 as source containing the Length byte(s)

'SET PROPERTY' 'PKT LEN FIELD SOURCE' 01

# Set Field-2 as destination variable-length field

# Length value = 2 bytes, MSB first, not placed in RX FIFO

'SET\_PROPERTY' 'PKT\_LEN' 32

# Packet Length value includes Length byte(s)

'SET PROPERTY' 'PKT LEN ADJUST' 00

# Set Field-1 = 3 bytes (Match byte plus Length bytes)

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_12\_8' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_LENGTH\_7\_0' 03

'SET\_PROPERTY' 'PKT\_FIELD\_1\_CONFIG' 00

'SET\_PROPERTY' 'PKT\_FIELD\_1\_CRC\_CONFIG' 00

# Set Field-2 = 16 bytes (maximum)

'SET\_PROPERTY' 'PKT\_FIELD\_2\_LENGTH\_12\_8' 00

'SET PROPERTY' 'PKT FIELD 2 LENGTH 7 0' 10

'SET\_PROPERTY' 'PKT\_FIELD\_2\_CONFIG' 00

'SET\_PROPERTY' 'PKT\_FIELD\_2\_CRC\_CONFIG' 00

# Configure Match byte(s)

# Enable Matching, set Match byte location = after Sync Word

'SET\_PROPERTY' 'MATCH\_CTRL\_1' 40

# Set Match-1 Mask = FF

'SET\_PROPERTY' 'MATCH\_MASK\_1' FF

# Set Match-1 Expected Value = FE (expected transmitted value)

'SET PROPERTY' 'MATCH VALUE 1' FE

# GPIO configuration



# **AN626**

# RxData/PreambleValid/SyncWordDet
'GPIO\_PIN\_CFG' 14 18 1A 00 00 00
# Start receiving, return to READY after valid packet
'START\_RX' 00 00 00 00 00 03



# **DOCUMENT CHANGE LIST**

## Revision 0.1 to 0.2

- Updated Figures 14, 21, and 34.
- Corrected description of LEN\_ADJUST field in Section 4.3.4.
- Modified all scripts in Section 5.













#### Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA