

ENERGY
micro

EFM32 Development Kit

Board Function	Page
Analog Interfaces	2
Sensors, SPI bus and I2C bus	3
User Interface	4
Display Interface	5
Flash and SRAM	6
Board Control - Control MCU	7
Board Control - Buses	8
Board Control - Misc	9
Board Control - JTAG	10
Control MCU	11
Control MCU - BC Interface	12
Debug Interface	13
Trace Interface	14
Board Control Level shift #1	15
Board Control Level shift #2	16
EXP32 Assignments #1	17
EXP32 Assignments #2	18
EFM32 Board Connectors	19
EXP32 Board Connectors	20
Main Power Regulators	21
EFM Power Regulators and AEM	22

Revision History






Rev.	Description
PA18	Removed STM32 testADC connection Added OE signal to BC_SPI buffer Clamped DIR signal on BC_SPI buffer
A00	Changed ST1 and ST2 to NM Initial Release
A01	Fixed EFM32_A80 connection
A02	Set D11 to Not Mounted Changed capacitors on trace lines to 8.2 pF

<Schematic Path>
TOP



PCB3201

		Schematic Title	
		EFM32 Development Kit - Mainboard	
		Page Title	
		Title Page	
Designed: JNO		Approved: JNO	
Size A3	BOM Doc No: <Cage Code>		Revision A02
Design Created Date: Wednesday, December 03, 2008		Document number BRD3201A	Sheet 1 of 22
		Sheet Created Date Saturday, March 21, 2009	Sheet Modified Date Thursday, September 08, 2011



Designed: JNO		Approved: JNO		Document number BRD3201A		Revision A02	
Size A3		BOM Doc No: <Cage Code>		Sheet Created Date Saturday, March 21, 2009		Sheet Modified Date Tuesday, September 06, 2011	
Design Created Date Wednesday, December 03, 2008		Sheet Created Date Saturday, March 21, 2009		Sheet Modified Date Tuesday, September 06, 2011		Sheet 2 of 22	

TFT-LCD Flat Panel Connector (FPC)


D

C


B

TFT-LCD power regulator


A



TFT-LCD decoupling




FPGA debug connector




<Schematic Path> TOP




Designed: JNO		Approved: JNO		Revision A02	
Size A3		BOM Doc No: <Cage Code>		Sheet 5 of 22	
Design Created Date: Wednesday, December 03, 2008		Document number BRD3201A		Sheet Modified Date Tuesday, September 06, 2011	
Sheet Created Date Saturday, March 21, 2009		Schematic Title EFM32 Development Kit - Mainboard		Page Title Display Interface	

ENTRY_MODE	PS[3..0]	Description
0	0010	16 bit 8080 mode
1	0101	16 bit generic mode + SPI









1.8V PSRAM regulator




<Schematic Path> TOP

Designed: JNO		Approved: JNO		Schematic Title EFM32 Development Kit - Mainboard	
				Page Title NOR Flash / SRAM	
Size A3		BOM Doc No: <Cage Code>		Document number BRD3201A	
Design Created Date: Wednesday, December 03, 2008		Sheet Created Date: Saturday, March 21, 2009		Revision A02	
		Sheet Modified Date: Tuesday, September 06, 2011		Sheet 6 of 22	










FPGA Configuration Mode



<Schematic Path>
TOP


		Schematic Title	
		EFM32 Development Kit - Mainboard	
		Page Title	
Designed: JNO		Approved: JNO	
Size A3		BOM Doc No: <Cage Code>	
Design Created Date: Wednesday, December 03, 2008		Document number BRD3201A	
		Sheet Created Date Saturday, March 21, 2009	Sheet Modified Date Tuesday, September 06, 2011
		Sheet 7 of 22	Revision A02






<Schematic Path>
TOP

		Schematic Title	
		EFM32 Development Kit - Mainboard	
Designed: JNO Approved: JNO		Page Title	
		Control MCU - Board Control interface	
Size A3 BOM Doc No: <Cage Code>		Document number	Revision
		BRD3201A	A02
Design Created Date:		Sheet Created Date	Sheet Modified Date
Wednesday, December 03, 2008		Saturday, March 21, 2009	Tuesday, September 06, 2011
			Sheet 12 of 22




Power & Decoupling



Mode	DEBUG_MCU_SW_ENABLE	DEBUG_DH_SW_ENABLE	DEBUG_BUF_#OE	DH_VTARGET	VTARGET
Debug Out	0	1	0	External voltage	External voltage
MCU Debug	1	0	0	Disconnected	VMCU
Debug In	1	1	1	VMCU	VMCU


		Schematic Title	
		EFM32 Development Kit - Mainboard	
		Page Title Debug Interface	
Designed: JNO Approved: JNO		Document number	
Size A3	BOM Doc No: <Cage Code>	BRD3201A	
Design Created Date: Wednesday, December 03, 2008		Sheet Created Date Saturday, March 21, 2009	Sheet Modified Date Tuesday, September 06, 2011
			Sheet 13th
			22




Mode	DEBUG_MCU_SW_ENABLE	DEBUG_TH_SW_ENABLE	TRACE_BUF_#OE
Trace OUT	0	1	0
MCU Trace	1	0	0
Trace IN	1	1	1

<Schematic Path>
TOP


Schematic Title		EFM32 Development Kit - Mainboard	
Page Title		Trace Interface	
Designed:	AG	Approved:	JNO
Size	A3	BOM Doc No:	<Cage Code>
Design Created Date:	Wednesday, December 03, 2008	Document number	BRD3201A
Sheet Created Date		Monday, February 28, 2011	Sheet Modified Date
Thursday, September 08, 2011		Revision	A02
Sheet		14 of	22





Power & Decoupling













<Schematic Path> TOP		Schematic Title EFM32 Development Kit - Mainboard	
Size A3		Page Title Board Control - EFM32 bus level shift & switch 2	
Designed: JNO		Document number BRD3201A	
BOM Doc No: <Cage Code>		Revision A02	
Design Created Date: Wednesday, December 03, 2008		Sheet Created Date Wednesday, March 16, 2011	Sheet Modified Date Tuesday, September 06, 2011
		Sheet 16 of	22













Schematic Title		EFM32 Development Kit - Mainboard	
Page Title		Main Power Regulators	
Document number		BRD3201A	
Design: JNO	Approved: JNO	Sheet Created Date: Wednesday, December 03, 2008	Sheet Modified Date: Tuesday, September 06, 2011
Size: A3	BOM Doc No: <Cage Code>	Revision: A02	Sheet 21 of 22

MCU power regulators




C




MCU power current sense

Power & Decoupling



A




CTRLMCU_I2C_SCL
CTRLMCU_I2C_SDA

Bleeder Resistor


MCU power switch LED

AEM_VMCU_ENABLE

AEM_VMCU_ENABLE



VMCU voltage sense



<Schematic Path> TOP

Designed: JNO		Approved: JNO		Schematic Title EFM32 Development Kit - Mainboard	
Size A3		BOM Doc No: <Cage Code>		Page Title EFM Power and AEM	
Design Created Date: Wednesday, December 03, 2008		Sheet Created Date: Wednesday, August 19, 2009		Document number BRD3201A	
		Sheet Modified Date: Tuesday, September 06, 2011		Revision A02	
				Sheet 22 of 22	