Title Content
Zero Delay Buffers

SL23EP05 Zero Delay Buffer Block Diagram

Silicon Labs' zero delay clock buffer products are used in applications that require zero propagation delay between the input and output clocks. Silicon Labs' zero delay buffers are based on Silicon Labs’ low power, high performance PLL technology and provide low power consumption and allow spread spectrum modulation to propagate through the system for EMI reduction.

Primarily used in high performance systems for clock distribution, these products provide very low skew, jitter and propagation delay, meet very tight setup and hold time requirements, and improve system timing margins. These low delay and skew zero delay buffers offer improved performance, power, and wider frequency range than the competition.

Features

PLL-based clock distribution
Low propagation delay
Low output-to-output skew
Low device-to-device skew
Low output jitter
Multiple drive strength options
Wide operation frequency range: 10 to 220MHz
3.3V to 2.5V power supply range
Low power dissipation
4, 5, 8 and 9 output devices available
Programmable skew rise/fall times in output drivers

Applications

Datacom
Networking
Telecom
Storage
HDTV
Ethernet Appliances
Set-top Box
Imaging Products
Test & Measurement
Embedded Systems

Documentation Expand All Collapse All

Get notified when these documents are updated.

Data Sheet (7)

Document Name	Description	Version	Last Updated
Si5335.pdf	Si5335 Data Sheet	1.0	4/9/2012
Si5338.pdf	Si5338 Data Sheet	1.1	3/28/2012
SL2309.pdf	SL2309 Data Sheet	1.3	3/9/2011
SL23EP04.pdf	SL23EP04 Data Sheet	2.1	3/30/2011
SL23EP05.pdf	SL23EP05 Data Sheet	0.0	3/11/2011
SL23EP08.pdf	SL23EP08 Data Sheet	1.0	3/11/2011
SL23EP09.pdf	SL23EP09 Data Sheet	2.0	3/30/2011

User Guides (2)

Document Name	Description	Version	Last Updated
Si5338-56-PROG-EVB.pdf	Si5338/56-PROG-EVB Users Guide	0.4	6/25/2010
Si5338-EVB.pdf	Si5338-EVB User Guide	1.4	11/16/2011

Application Notes (9)

Document Name	Description	Version	Last Updated
AN360.pdf	AN360: Crystal Selection Guide for Si533x and Si5355/56 Devices	0.5	3/28/2012
AN377.pdf	AN377: Timing and Synchronization in Broadcast Video	0.1	9/9/2009
AN408.pdf	AN408: Termination Options for Any-Frequency, Any Output Clock Generators and Clock Buffers	0.4	11/23/2010
AN428.pdf	AN428: Jump Start: In-System, Flash-Based Programming for Silicon Labs’ Timing Products	0.6	10/5/2010
AN473.pdf	AN473: Configuring the Si5338 Evaluation Board in Zero Delay Mode	0.1	12/10/2009
AN491.pdf	AN491: Power Supply Rejection for Low Jitter Clocks	0.1	4/2/2010
an56.pdf	AN56: Calculating Total Output Jitter for PLLs	0.3	5/4/2012
AN562.pdf	AN562: PCI Express 3.0 Jitter Requirements	0.1	1/5/2011
AN581.pdf	AN581: Meeting SerDes Jitter Requirements Simplified with Silicon Labs Clocks and Oscillators	0.1	9/2/2011

White Papers (4)

Document Name	Description	Version	Last Updated
Configurable-Tiny-Clocks-Reduce-Space-Power-and-EMI.pdf	Configurable Tiny Clocks Reduce Space, Power and EMI in Consumer Electronics Designs	1.0	1/27/2012
MultiSynthWhitePaper.pdf	MultiSynth White Paper	041510	4/15/2010
PCIe-Clock-Source-Selection.pdf	Selecting the Optimum PCIe Clock Source	1.0	1/10/2012
Timing-ICs-Keep-Beat-with-Needs-of-Todays-Embedded-Market.pdf	Timing ICs Keep Beat with Needs of Today’s Embedded Market	1.0	11/21/2011

Miscellaneous (7)

Document Name	Description	Version	Last Updated
ppr-programmable-product-request-form.docx	Programmable Product Request Form (PPR)	3.0	3/23/2012
Si5338-RM.pdf	Si5338 Reference Manual: Configuring the Si5338 without ClockBuilder Desktop (replaces AN411)	1.0	3/28/2012
Silicon-Labs-Timing-Cross-Reference.pdf	Silicon Labs Timing Cross-Reference to Xilinx, Altera and Lattice FPGA Devices	3.0	5/3/2012
timing-solutions-for-cavium-processors.pdf	Silicon Labs' Timing Solutions for Cavium Processors	1.2	7/15/2011
timing-solutions-for-freescale-processors.pdf	Silicon Labs' Timing Solutions for Freescale Processors	1.0	2/10/2012
Timing-Solutions-for-Altera.pdf	Timing Solutions for Altera	0.3	12/7/2011
timing-solutions-for-plx-technology.pdf	Timing Solutions for PLX Technology	1.0	11/8/2011

PCN (6)

Document Name	Description	Version	Last Updated
1107132 Si5330, Si5334, Si5338, Si5355, Si5356 Shipment Media Change std.pdf	1107132 Si5330, Si5334, Si5338, Si5355, Si5356 Shipment Media Change std
11090810 Test to UTL std.pdf	11090810 Test to UTL std
1109084_SL Assembly Transfer to UTAC Thailand std reissue.pdf	1109084 SL Assembly Transfer to UTAC Thailand std reissue
1110101B_Bulletin to expand OFC for ship OSEP parts.pdf	1110101B_Bulletin to expand OFC for ship OSEP parts
1203281B_Si5338_DocumentationUpdate_Bulletin_std.pdf	1203281B_Si5338_DocumentationUpdate_Bulletin_std
1204091B_ClockBuilder Desktop Software v5.0.0 Availability-Silicon_Labs.pdf	1204091B_ClockBuilder Desktop Software v5.0.0 Availability-Silicon_Labs

Design Tools Expand All Collapse All

Get notified when these files are updated.

Software (3)

Document Name	Description	Version	Updated
AN428SW.zip	AN428 Jumpstart Software Ver 1.3	1.3	8/23/2010
release_notes_clockbuilder.txt	Release Notes for ClockBuilder Desktop		6/27/2011
ClockBuilderDesktopSwInstall.zip	Si5335/38/51/56 ClockBuilder Desktop Software Version 5.0	5.0	3/17/2012

Models (15)

Document Name	Description	Version	Updated
si5338a-axxxxx-gm.ibs	Si5338A axxxxx IBIS Model	3.6	6/14/2011
si5338b-axxxxx-gm.ibs	Si5338B axxxxx IBIS Model	3.6	6/14/2011
si5338c-axxxxx-gm.ibs	Si5338C axxxxx IBIS Model	3.6	6/14/2011
si5338d-axxxxx-gm.ibs	Si5338D axxxxx IBIS Model	3.6	6/14/2011
si5338e-axxxxx-gm.ibs	Si5338E axxxxx IBIS Model	3.6	6/14/2011
si5338f-axxxxx-gm.ibs	Si5338F axxxxx IBIS Model	3.6	6/14/2011
si5338g-axxxxx-gm.ibs	Si5338G axxxxx IBIS Model	3.6	6/14/2011
si5338h-axxxxx-gm.ibs	Si5338H axxxxx IBIS Model	3.6	6/14/2011
si5338j-axxxxx-gm.ibs	Si5338J axxxxx IBIS Model	3.6	6/14/2011
si5338k-axxxxx-gm.ibs	Si5338K axxxxx IBIS Model	3.6	6/14/2011
si5338l-axxxxx-gm.ibs	Si5338L axxxxx IBIS Model	3.6	6/14/2011
si5338m-axxxxx-gm.ibs	Si5338M axxxxx IBIS Model	3.6	6/14/2011
si5338n-axxxxx-gm.ibs	Si5338N axxxxx IBIS Model	3.6	6/14/2011
si5338p-axxxxx-gm.ibs	Si5338P axxxxx IBIS Model	3.6	6/14/2011
si5338q-axxxxx-gm.ibs	Si5338Q axxxxx IBIS Model	3.6	6/14/2011

Product Matrix

Part Number	Available Documents	Control	Package	Reference Inputs	Clock Outputs	Input Frequency	Output Frequency	Phase Jitter (RMS)	Output Format(s)	VDD	VDDO
Si5338A	Data Sheet	I2C	4x4 mm 24-QFN	1	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 710 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338B	Data Sheet	I2C	4x4 mm 24-QFN	1	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 200 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338C	Data Sheet	I2C	4x4 mm 24-QFN	1	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 200 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338D	Data Sheet	I2C	4x4 mm 24-QFN	1	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 710 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338E	Data Sheet	I2C	4x4 mm 24-QFN	1	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 200 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338F	Data Sheet	I2C	4x4 mm 24-QFN	1	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 200 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338G	Data Sheet	I2C	4x4 mm 24-QFN	1	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 710 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338H	Data Sheet	I2C	4x4 mm 24-QFN	1	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 200 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338J	Data Sheet	I2C	4x4 mm 24-QFN	1	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 200 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338K	Data Sheet	I2C	4x4 mm 24-QFN	1	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 710 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338L	Data Sheet	I2C	4x4 mm 24-QFN	1	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 200 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338M	Data Sheet	I2C	4x4 mm 24-QFN	1	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 200 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338N	Data Sheet	I2C	4x4 mm 24-QFN	4	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 710 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338P	Data Sheet	I2C	4x4 mm 24-QFN	4	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 200 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
Si5338Q	Data Sheet	I2C	4x4 mm 24-QFN	4	4	8 - 30 MHz (Xtal) or 5 - 710 MHz (Clock)	0.16 - 200 MHz	1.0 ps	LVPECL, LVDS, LVCMOS, HCSL, SSTL, HSTL	1.8 V, 2.5 V, 3.3 V	1.8 V, 2.5 V, 3.3 V
SL2305	Data Sheet	Pin	8-pin TSSOP/SOIC	1	5	1 - 140 MHz	1 - 140 MHz	> 1.0 ps	LVCMOS	3.3 V	—
SL2309	Data Sheet	Pin	16-pin TSSOP/SOIC	1	9	10 - 140 MHz	10 - 140 MHz	> 1.0 ps	LVCMOS	3.3 V	—
SL23EP04	Data Sheet	Pin	8-pin SOIC	1	4	10 - 220 MHz	10 - 220 MHz	> 1.0 ps	LVCMOS	2.5 V, 3.3 V	—
SL23EP05	Data Sheet	Pin	8-pin TSSOP/SOIC	1	5	10 - 220 MHz	10 - 220 MHz	> 1.0 ps	LVCMOS	2.5 V, 3.3 V	—
SL23EP08	Data Sheet	Pin	16-pin TSSOP/SOIC	1	8	10 - 220 MHz	10 - 220 MHz	> 1.0 ps	LVCMOS	2.5 V, 3.3 V	—
SL23EP09	Data Sheet	Pin	16-pin TSSOP/SOIC	1	9	10 - 220 MHz	10 - 220 MHz	> 1.0 ps	LVCMOS	2.5 V, 3.3 V	—

Find products fast using the parametric search.

Education Center

Design Resources

Training & Resources

Featured Videos

See How to Build a Custom Clock

Minimizing Noise and Interference with PSRR

Featured Utilities

Clock Tree Design Service

Silicon Labs clock tree design and consulting services help hardware designers simplify design and layout. Fill out the web form or upload files, and Silicon Labs will return a custom clock tree proposal within 3 business days based on your design.

ClockBuilder™ Wizard

The simple, easy-to-use ClockBuilder™ utility can be used to quickly develop custom, application-specific clock generators that support any combination of user-specified input/output frequencies.

Build Custom XO/VCXO

Specify a custom silicon or crystal oscillator and build a part number in minutes. Need to reorder? Look up a currently existing product by part number.

Parametric Search

Use this utility to search the selection of available clock generators and buffers, low jitter and jitter attenuating clock multipliers, synchronous ethernet, SONET/SDH clocks, crystal oscillators, and voltage-controlled crystal oscillators. Samples ship in less than two weeks!

Cross-Reference Search

Enter the part number from another company into the utility to find a list of Silicon Labs' products that can replace those parts. Once you find the products you need, you can click on the part number to see more details about the Silicon Labs' device, download the data sheet and export the results to Excel.

Featured White Papers

Selecting the Optimum PCIe Clock Source

To ensure proper compliance with the PCIe standard, systems require careful attention to the timing subsystem and architecture. This article explores some of the standard clocking architectures for PCIe and considers their benefits for typical system applications, including: clock architecture selection (Common Refclk, Separate Refclk or Data Clocked Refclk), requirements in applications that use FPGAs, jitter performance of the reference clock, use of spread spectrum clocking, and more.

SyncE and IEEE 1588: Sync Distribution for a Unified Network

Since Ethernet or packet based networks operate asynchronously, many of the traditional applications that depend on synchronization are not supported. Designers increasingly need to combine services supplied by data efficient packet networks with the ones served by the large installed base of traditional SONET/SDH networks. Both Synchronous Ethernet (SyncE) and packet timing using the IEEE 1588 protocol offer viable solutions in unifying service delivery over both networks. Download this new app note from Silicon Labs to discover methods for transporting synchronization and potential synchronized timing implementations.

Prototyping with Frequency-Flexible Crystal Oscillators

Developers of new systems ideally should make decisions regarding clocking requirements early in the design process. Although clocking rates are critical parameters that should be known in advance, determining these rates sometimes requires experimentation and re-evaluation. The use of frequency-flexible, programmable crystal oscillators (XOs) as prototyping tools can facilitate the process of validating system performance and help streamline the overall product development cycle.

Clocks and Oscillators

Title Content
Zero Delay Buffers

Features

Applications