Silicon Labs capped summer off with our first-ever Works With event, and we’re keeping the learning opportunities coming with the launch of Clock Talk, our biweekly timing-focused webinar series. Launched last week, Clock Talk brings some of our leading voices in timing experts to present on a range of topics that address specific industry pain points and equip attendees with the knowledge and tools needed to accelerate timing-intensive system designs. It is also an opportunity to learn about our best-in-class selection of timing products, including crystal oscillators, jitter attenuators, network synchronizers, and PCI Express (PCIe) clock generators and buffers. Clock Talks occur every Tuesday at 9:00 CST/16:00 CET in AMER/EMEA and Wednesday at 10:30 HKT in APAC. Each 45-minute session will conclude with a live 15-minute Q and A session with the presenter.
In the first in our series, IEEE 1588 Timing Solutions for Non-Telecom Applications, Senior Product Manager David Spencer discussed IEEE 1588 Precision Time Protocol (PTP). He outlined why PTP is important in power distribution, broadcast, and data center applications. David’s session is now available on-demand, as all Clock Talk webinars will be after the conclusion of their live presentations.
Upcoming sessions cover a wide range of topics, from an in-depth look at the types of clock jitter that affect SerDes performance to an overview of the OpenRAN initiative to define and build general-purpose, vendor-agnostic equipment for RAN solutions.
Here is the list of upcoming Clock Talk web events:
Tuesday, September. 29
Tuesday, October. 13
Tuesday, October. 27
Tuesday, November 10
Tuesday, November 17
Tuesday, December 1
Tuesday, January 12
Tuesday, January 26
Register here for the entire Clock Talk series at once, so you’ll never miss a session or for individual sessions. You can find more information about our portfolio of timing solutions here, and if you have questions about a specific application or product, we’d love to hear from you.
Some five years ago, a customer contacted us thinking they needed to return a clock generator device that would often go into a continuously resetting state after power-up. We had never heard of such unusual behavior and wondered if there was anything wrong with this particular unit’s POR (Power On Reset) circuit.
Fortunately, the customer had a small PC board that frequently exhibited the behavior, and which they could ship to us for troubleshooting in our lab. This enabled us to more quickly determine the root cause and verify the solution.
It turned out that an overlooked spec for a passive component located elsewhere on the board was causing large consequences for the customer’s application. The lessons learned are generally applicable and the subject of this blog article, The Case of the Autonomously Resetting Clock Generator.
BLUF (Bottom Line Up Front)
The clock generator’s POR circuit was not at fault. In fact, it was behaving exactly as it should. Rather, an external 3.3 V regulator circuit was marginally stable. Oscillations on the 3.3 V rail could be sufficiently large to trigger autonomous resets.
Browsing the Power Supply Voltages
The customer board took in +12 V and regulated this down to the +3.3 V and +1.8 V rails required by the Si5341 clock generator. I used a lab power supply with pushbutton Output On/Off to provide the necessary +12 V input. This allowed me to manually and conveniently power cycle many times in order to observe and contrast a passing versus failing (continuously resetting) power-up event. The series of oscilloscope screen captures below display the 3.3 V (orange trace) at the top and the 1.8 V (blue trace) at the bottom.
The figure below shows the nominally settled behavior of the 3.3 V and 1.8 V after a failed power-up. The 1.8 V supply is completely accurate. However, the 3.3 V supply is clearly oscillating and even periodically dropping down to about 2.4 V, far below the POR trip threshold.
What about those occasions where the part successfully powers up? Per the figure below, both the 3.3 V and 1.8 V rails are at their nominal targets but the 3.3 V supply appears much noisier. This is another clue that the 3.3 V regulator circuit may be marginally stable.
I then looked at the start-up behavior. When the device fails, the 3.3 V supply starts oscillating straight away.
Even when the unit successfully powers up, as depicted below, the 3.3 V supply exhibits overshoot before settling down to a noisy nominal voltage.
An Informative Vendor Data Sheet
The customer was using a 500 mA LDO (Low Drop Out) regulator in a SOT-23-5 package. Reading the vendor’s data sheet, I noticed that the typical application drawing showed the output capacitor as a 2.2 uF tantalum. Further, the data sheet explicitly stated that the output capacitor needed an ESR of about 1 Ω and that ultra-low ESR caps could cause oscillation.
Inspecting the output cap on the customer’s board revealed that it was a ceramic capacitor. These can have an ESR with an order of magnitude less than an electrolytic capacitor. So that suggested the next experiment to try.
Demonstrating the Fix
We hacked in a 1 Ω resistor in series with the ceramic capacitor in order to emulate the approximate ESR of a tantalum capacitor. A close-up photo of the hack is shown below. The brown component in the upper part of the “elbow” is the existing capacitor. The component marked “01Y” is the 1 Ω resistor.
The hack was ugly but effective:
As the resulting screen cap shows above, the 3.3 V supply is much less noisy and the start-up transient is very small and quickly damped out. After many attempts, no autonomous resets were observed, current draw was as expected, and the device always yielded output clocks. This outcome was good enough for the customer to take over and do additional verification testing for their particular application.
Some Lessons Learned
This Timing 201 case exemplifies several lessons learned. These are listed below, going from the general to the specific.
I hope you have enjoyed this Timing 201 article.
As always, if you have topic suggestions, or there are questions you would like answered, appropriate for this blog, please send them to firstname.lastname@example.org with the words Timing 201 in the subject line. I will give them consideration and see if I can fit them in. Thanks for reading. Keep calm and clock on.
In the last Timing 201 post, I discussed the parasitic Phase-Locked Loop (PLL) in which an independent oscillator can couple energy in to a PLL’s VCO so as to influence or even take over the PLL’s output frequency and phase. I then reviewed some basic injection theory, including the concept of injection lock range.
Given the amount of material I would like to cover, I am going to follow-up that post with two more articles. This installment, Part 2, will discuss how to minimize injection sensitivity generally. Part 3, to come later, will cover the topic of measuring injection sensitivity.
A Brief Review
Per the last article, injection pulling or locking refers to when one independent oscillator disturbs or locks the frequency and phase of another independent near-synchronous oscillator. We then reviewed injection theory after Wolaver (1991) culminating in this equation with the important take-aways noted.
ILBW (Injection Lock Bandwidth)
Wolaver treated the injection constant or gain KINJ as the injection lock range. It is useful to regard this lock range as the Injection Lock Bandwidth (ILBW) to contrast it with the PLL’s loop bandwidth (BW). From here on, I will use this nomenclature. The bottom line is that, in order to minimize the risk of injection locking, we want BW > ILBW. Ideally, BW would be significantly greater than the PLL’s ILBW.
The factors in the formula suggest where we might run in to trouble. For example, LC tank oscillators, especially when integrated, have much lower Q compared to crystal oscillators. Further, the trend is for higher and higher frequency clocks. The resonant tank frequency itself is usually dictated by something on the order of 2 times the maximum 50% duty cycle output clock frequency we would like to support. So we should be on guard for this issue when considering narrow band (NB) and high frequency low-Q VCO tank circuit PLLs.
So why don’t we routinely run in to injection problems today? Well you still can, if you are rolling your own NB discrete synchronous PLLs and especially if you co-locate them. This article series is in part an attempt to warn you of some possible concerns.
Board and IC designers have learned over the years to adopt injection resistant practices and PLL topologies. First, let’s begin by considering some typical injection mechanisms.
There are several common injection mechanisms in which aggressor oscillator noise may couple in to a tank oscillator circuit. The first two listed are suggested by the figure below:
We can mitigate, or reduce the impact, of injection by directly addressing these injection mechanisms and/or by using more injection resistant system-level approaches.
Injection Mitigation via Good EMC Design
Injection can be regarded as a special topic within the field of EMC (Electromagnetic Compatibility). We can minimize injection noise power applied at the tank for each of these mechanisms using good practices for designers cognizant of general Electromagnetic Interference (EMI) issues.
All of the above methods attack the problem by reducing the strength of the aggressor noise PINJ. However, in addition to these direct approaches, there are some other more systemic ways of minimizing injection problems.
Injection Mitigation via Thoughtful Frequency Planning
You may recall that I mentioned the general problem of injection pulling and locking arises when working with signals and oscillators that are synchronous or nearly so. What do I mean by nearly-synchronous? A SONET application board with lots of clock I/O all running at or near SONET frequencies within a few ppm of each other is a classic example.
One approach, if you have multiple PLLs or clock devices co-located on the same printed circuit board, is to configure them so that the VCO frequencies are asynchronous from each other. For example, consider an application where you have two adjacent Si570 I2C-Programmable XOs on a PCB. You can minimize the risk of injection crosstalk (XTALK) by configuring the devices so that their internal DCOs or Digitally Controlled Oscillators are well off frequency from each other.
Consider the Si570 Detailed Block Diagram below taken from this datasheet. In the diagram, HS_DIV refers to the DCO High Speed Divider with possible values [4-7, 9, 11]. N1 is the CLKOUT Output Divider with allowed values  and [2, 4, 6, …, 27]. Finally, the datasheet constrains the DCO frequency to 4.850 GHz £ fosc £ 5.67 GHz. Given these constraints, there can often be multiple frequency plan solutions that output the same clock frequency.
For example, the DCOs can be made significantly asynchronous even when the output clocks are identical in frequency. Here are two valid Si570 configurations that both yield f1 = 155.52 MHz outputs.
In this instance, each DCO frequency is asynchronous, greatly minimizing the risk of injection XTALK.
Injection Mitigation via Beneficial Clock Architectures
One architectural approach is to simply minimize the number of PLLs, and therefore VCOs, with associated tank circuits, that might be susceptible to injection XTALK.
An example clock generator that minimizes the number of PLLs is the Si5338 I2C-Programmable Any-Frequency, Any-Output Quad Clock Generator. The functional block diagram below is taken from the Si5338 datasheet.
The Si5338 design consists primarily of a single wideband PLL with a bandwidth typically 1.6 MHz, followed by 4 “MultiSynth” dividers which can support four independent output clocks. The MultiSynth dividers are Silicon Labs’ proprietary low jitter fractional dividers that incorporate phase error correction. This whitepaper discusses this approach. Please note that there are other lower jitter clock generators employing similar architectures, with more clock I/O, such as the Si5332.
A second injection resistant architectural approach is to embed the potentially susceptible VCO tank circuit in a wideband PLL. (Recall that we want BW > ILBW.) An example jitter attenuator device that improves injection rejection in this way is the Si5380 which uses a nested dual loop architecture as shown in the diagram below. This illustration is taken from the “Optimizing Clock Synthesis in Small Cells and Heterogeneous Networks” whitepaper.
In this topology, the LC tank circuit VCO is integrated in a wideband (fast) inner loop which itself acts as the DCO for a narrowband (slow) outer loop. Please note that the Si5380 has been superseded by the more flexible, higher performance Si5386.
The same references that applied to the previous Timing 201 post apply here. They are listed below, for convenience.
Some material covered here was presented at the Austin Conference on Integrated Systems and Circuits (ACISC) in 2009. If you are interested, email me to request a copy of the paper “Practical Issues Measuring and Minimizing Injection Pulling in Board-level Oscillator and PLL Applications” and accompanying slides.
As mentioned previously, the best practical overall book treatment of injection lock that I am familiar with is in Wolaver’s text:
This is a slim volume for a PLL book but it punches well above its weight in terms of information.
Here are several foundational papers worth reading on the topic of injection.
If you have favorite references you would like to share, please pass them along to me.
To recap, there are a number of ways that IC, board, and system designers can reduce the risk of injection pulling or injection lock.
Looking ahead, it turns out it is often not practical to straightforwardly calculate the ratio of PINJ/PT and therefore KINJ or ILBW. Next time I will review how one may measure ILBW in the lab.
I hope you have enjoyed this Timing 201 article. As always, if you have topic suggestions, or there are questions appropriate for this blog you would like answered, please send them to email@example.com with the words “Timing 201” in the subject line. I will give them consideration and see if I can fit them in. Thanks for reading. Keep calm and clock on.