Tags
- High Performance Jitter Attenuators
- Si5381A
- Si5397B
- Si5341A
- Si5397C
- Si5397D
- Si5351B-B-GM
- Si5351C-GM1
- Si53208-A02
- M88-32
- Si53208-A01
- M88-128
- Si5351C-B-GM
- Si5350C-GM1
- Si5392P
- Si5345A
- Si550
- Si595
- Si5397A
- Si5351B-GM1
- Si5345D
- Si554
- Si510
- FAQs
- Si599
- Si511
- Si596
- Si552
- Si597
- Si514
- Si515
- Si512
- Si513
- Si5394A
- Si516
- Si5350B-GM1
- Si5382A
- Si5338-56-PROG-EVB
- Knowledge Base Articles
- VCXO General Purpose
- Si5345-D-EVB
- XO General Purpose
- VCXO Ultra Low Jitter
- Si5350A-GM1
- Si5346B
- IEEE 1588 Modules
- PCIe Clock Buffers
- Timing
- Si565
- Si566
- Si5346A
- Si569
- Si5391A
- Si567
- Si5395A
- Si5350A-B-GM
- General Purpose Clock Generators
- Si53204-A02
- Si53204-A01
- M64
- Proprietary
- Timing Kits
- Si5350B-B-GT
- M68
- VCXO Low Jitter
- Si5338-EVB
- XO Ultra Low Jitter
- Si5350B-B-GM
- Si5394P
- Si5347C
- Si5347D
- Si5350A-B-GT
- Si571
- Buffers
- Evaluation Kits
- Si53208-EVB
- Si5347A
- Si5347B
- PCIe Clock Generators
- Si5380-D-EVB
- Si5392A
- Si5380A
- CMOS Clock Generators
- Si5350C-B-GT
- Si5351A-B-GM
- XO Low Jitter
- Clock Generators
- General Purpose Jitter Attenuators
- RF Synthesizers
- M88-256
- Oscillators
- Si5351A-GM1
- Si5395P
- Si5350C-B-GM
- Si5351A-B-GT
- Si5395A-A-EVB
Top Authors
Archives
- 2015 July
- 2015 September
- 2015 November
- 2015 December
- 2017 June
- 2017 July
- 2017 September
- 2017 December
- 2018 February
- 2018 June
- 2018 August
- 2018 September
- 2018 October
- 2018 November
- 2018 December
- 2019 January
- 2019 February
- 2019 March
- 2019 April
- 2019 May
- 2019 June
- 2019 July
- 2019 August
- 2019 October
- 2019 November
- 2019 December
- 2020 January
- 2020 February
- 2020 March
- 2020 May
- 2020 June
- 2020 July
Timing Knowledge Base
Si569 FAQ
Please see the attached PDF for the answers to the following questions.
1 Are Si564 and Si569 pin-outs, PCB land patterns, and package dimensions compatible with industry standards?
2 What is the material composition of the pins?
3 What is the MSL (Moisture Sensitivity Level) of the ceramic packages?
4 What about RoHS, REACH or other materials related compliance information?
5 How much do the Si564 and Si569 oscillators weigh?
6 Are the oscillator products available in Tape & Reel?
7 What is the maximum operating junction temperature for Si564 and Si569 devices?
8 What are ΘJA and ΘJB for the Si564 and Si569 devices?
9 What are the maximum reflow temperatures and profiles recommended for “lead-free” and “leaded” solder reflow processes?
10 What is Absolute Pull Range (APR)?
11 Why is there no Min APR listed for 2.5v or 1.8v when Kv = 60 ppm/V, or 1.8V when Kv = 75 ppm/V?
12 What is the I2C address of my custom oscillator?
13 Where is the FIT information for the Si564 or the Si569?
14 What is the state of the output when it is disabled by OE?
15 What happens to the output clock when the Frequency Select (FS) pin is toggled?
16 Can these oscillators output a sine wave instead of a square wave?
Si561 FAQ
Please see the attached PDF for the answers to the following questions.
1 Are Si560, Si561, Si562 pin-outs, PCB land patterns, and package dimensions compatible with industry standards?
2 What is the material composition of the pins?
3 What is the MSL (Moisture Sensitivity Level) of the ceramic packages?
4 What about RoHS, REACH or other materials related compliance information?
5 How much do the Si560, Si561, Si562 oscillators weigh?
6 Are the oscillator products available in Tape & Reel?
7 What is the maximum operating junction temperature for Si560, Si561, Si562 devices?
8 What are ΘJA and ΘJB for the Si560, Si561, and Si562 devices?
9 What are the maximum reflow temperatures and profiles recommended for “lead-free” and “leaded” solder reflow processes?
10 Where is the FIT information for the Si560, Si561, or the Si562?
11 What is the state of the output when it is disabled by OE?
12 What happens to the output clock when the Frequency Select (FS) pin is toggled?
13 Can these oscillators output a sine wave instead of a square wave?