# VERSION HISTORY

<table>
<thead>
<tr>
<th>VERSION</th>
<th>COMMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>First version</td>
</tr>
<tr>
<td>1.1</td>
<td>Added example how to protect the battery by shutting down the regulators at certain voltage level</td>
</tr>
<tr>
<td>1.2</td>
<td>Fixed PCM pin numbering</td>
</tr>
<tr>
<td>1.21</td>
<td>Design check list added</td>
</tr>
<tr>
<td>1.22</td>
<td>UART brake signal updated</td>
</tr>
<tr>
<td>1.23</td>
<td>Chapter 9.3.1 added</td>
</tr>
<tr>
<td>1.24</td>
<td>Added note to reset section</td>
</tr>
<tr>
<td>1.3</td>
<td>Updated order codes and added more information about iWRAP versions.</td>
</tr>
<tr>
<td>1.3.1</td>
<td>Fixed one wrong build number</td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS

1. Design Check List........................................................................................................... 6
2. WT32i Product Numbering............................................................................................. 7
3. Block diagram................................................................................................................. 8
4. Pinout and Terminal Description.................................................................................... 9
5. Electrical Characteristics.............................................................................................. 12
   5.1 Absolute Maximum Ratings.................................................................................... 12
   5.2 Recommended Operating Conditions..................................................................... 12
   5.3 Digital Terminals..................................................................................................... 12
   5.4 Audio Characteristics............................................................................................. 13
      5.4.1 ADC.................................................................................................................. 13
      5.4.2 DAC.................................................................................................................. 14
      5.4.3 A2DP Codecs.................................................................................................. 14
   5.5 RF Characteristics.................................................................................................... 16
      5.5.1 RF Transceiver............................................................................................... 16
      5.5.2 Antenna Characteristics.................................................................................. 17
   5.6 Current Consumption.............................................................................................. 20
6. Power Control and Regulation..................................................................................... 21
   6.1 Protecting the Battery by Configuring the Module to Turn Off at Certain Voltage ... 23
   6.2 Reset....................................................................................................................... 24
      6.2.1 Internal POR...................................................................................................... 24
7. Battery Charger.............................................................................................................. 26
8. GPIO and AIO Functions............................................................................................. 27
   8.1 iWRAP supported GPIO Functions...................................................................... 27
   8.2 Outputting Internal Clocks.................................................................................... 27
   8.3 Auxiliary ADC....................................................................................................... 28
   8.4 Software I2C Interface......................................................................................... 28
9. Serial Interfaces........................................................................................................... 29
   9.1 UART Interface....................................................................................................... 29
      9.1.1 Resetting Through UART Break Signal......................................................... 30
      9.1.2 UART Configuration While Reset is Active.................................................... 30
      9.1.3 UART Bypass Mode....................................................................................... 30
   9.2 USB Interface.......................................................................................................... 31
   9.3 Programming and Debug Interface (SPI)............................................................... 32
      9.3.1 Multi-slave Operation..................................................................................... 32
10. Audio Interfaces........................................................................................................ 33
    10.1 Stereo Audio Codec Interface............................................................................. 33
        10.1.1 ADC.............................................................................................................. 33

Silicon Labs
10.1.2 DAC ........................................................................................................... 35
10.1.3 Microphone Input .................................................................................. 36
10.1.4 Line Input ............................................................................................... 37
10.1.5 Output Stage ........................................................................................... 38
10.1.6 Mono Operation ................................................................................... 40
10.1.7 Side Tone ............................................................................................... 40
10.2 PCM Interface ........................................................................................... 40
10.3 I2S Interface .............................................................................................. 40
10.4 IEC 60958 Interface .................................................................................. 42
11 Design Guidelines ........................................................................................ 44
11.1 Audio Layout Guide ................................................................................ 44
11.1.1 EMC Considerations .......................................................................... 44
11.1.2 Choosing Capacitors and Resistors .................................................... 44
11.2 RF Layout Guide ...................................................................................... 45
11.3 Example Application Schematics ............................................................ 48
12 Physical Dimensions ................................................................................... 52
13 Soldering Recommendations ...................................................................... 54
14 Package ......................................................................................................... 55
15 Certification Guidance for an End Product Using WT32i ....................... 57
15.1 Bluetooth End Product Listing................................................................. 57
15.2 CE Approval of an End-Product ............................................................... 57
15.3 FCC Certification of an End Product ........................................................ 58
15.3.1 Co-location with Other Transmitters .................................................. 59
15.4 IC Certification of an End Product ............................................................ 59
15.5 MIC Japan Certification of an End Product ............................................. 59
16 WT32i Certifications .................................................................................... 59
16.1 Bluetooth ................................................................................................. 59
16.2 CE ............................................................................................................. 59
16.3 FCC .......................................................................................................... 60
16.4 IC ............................................................................................................. 61
16.4.1 IC ....................................................................................................... 61
16.5 MIC Japan ............................................................................................... 62
16.6 KCC (South-Korea) .................................................................................. 62
16.7 Qualified Antenna Types for WT32i-E ..................................................... 62
WT32i Bluetooth® Audio Module

DESCRIPTION

WT32i is an audio specific Bluetooth® 3.0 module with excellent radio frequency performance and enhanced audio features, enabling a best in class Bluetooth® audio experience. In addition to a certified Bluetooth® radio and software stack, WT32i also contains a DSP, stereo audio codec, and battery charger making it ideal for fixed and portable audio applications. WT32i includes Bluegiga’s iWRAP6 Bluetooth® stack software which implements A2DP, AVRCP v.1.5 profiles and supports aptX® and AAC audio codecs for stereo audio applications. For hands-free applications iWRAP6 software also supports HFP v.1.6, HSP, MAP and PBAP and CVC® echo cancellation software. For data communications to Android and iOS applications iWRAP6 also implements Bluetooth® Serial Port Profile (SPP) and Apple iAP profiles. WT32i is an ideal solution for developers who want to quickly integrate the latest Bluetooth® audio technologies without the time and costs typically involved with a Bluetooth® audio chipset design.

APPLICATIONS:

- Stereo speakers and sound bars
- Hi-Fi devices
- Hands-free kits
- Stereo headsets

KEY FEATURES:

- Bluetooth® 3.0 compliant
- Excellent Radio Performance
  - Transmit power: +6.5 dBm
  - Receiver sensitivity: -90 dBm
  - Link budget: 96.5 dB
- Integrated chip antenna or U.FL antenna connector
- Audio features
  - Integrated DSP
  - 16-bit stereo codec
  - 44.1kHz ADC, 48kHz DAC
  - Analog, I2S, PCM, SPDIF, and microphone interfaces
  - Optional aptX® and AAC stereo audio codecs
  - Optional CVC® echo cancellation
  - Wide Band Speech
- Built-in battery charger
- UART host interface
- 802.11 co-existence interface
- 10 software programmable IO pins
- Operating voltage: 1.8V to 3.6V
- Temperature range: -40°C to +85°C
- Bluetooth®, CE, FCC, IC, Korea and Japan qualified
- Integrated iWRAP6 Bluetooth® stack
  - 13 Bluetooth® profiles
  - Apple iAP1 and iAP2 compatibility

Figure 1: WT32i Bluetooth Audio Module
1 Design Check List

POWERING THE MODULE

➢ Make sure that VRE_ENA is connected correctly
➢ Use iWRAP command SET CONTROL VREGEN command to configure the VREG_ENA pin according to the HW
➢ Reserve test points for SPI interface for debugging and FW updates
➢ The internal power on reset does not work properly if the host pulls the reset line low during boot. To prevent this, place a diode to the reset input.

RF LAYOUT

➢ Make sure that the layout for the antenna is done as instructed.

AUDIO DESIGN AND LAYOUT

➢ See the example schematics on pages 49-52
➢ Avoid using single ended audio traces. Always use differential audio signaling when possible
➢ Use solid GND plane and make sure that all the GND pins are connected to it by placing a GND via right next to any GND pins.
➢ When routing single ended audio traces, make sure that the return current (i.e. GND) follows the traces all the way from start to the end
➢ DO NOT COMPROMISE AUDIO ROUTING
## 2 WT32i Product Numbering

<table>
<thead>
<tr>
<th>Product code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>WT32i-A-Al61</td>
<td>WT32i Bluetooth Module with internal chip antenna and iWRAP 6.1.0 (build 1022) Bluetooth software</td>
</tr>
<tr>
<td>WT32i-A-Al61-APTX</td>
<td>WT32i Bluetooth Module with internal chip antenna and aptX® audio codec capable iWRAP 6.1.0 (build 1024) Bluetooth software.</td>
</tr>
<tr>
<td>WT32i-A-Al61IAP</td>
<td>WT32i Bluetooth Module with internal chip antenna and Apple iAP capable iWRAP 6.1.0 (build 1055) Bluetooth software. Available only to Apple MFI licensees. Contact <a href="http://www.silabs.com/about-us/contact-sales">www.silabs.com/about-us/contact-sales</a> for more information.</td>
</tr>
<tr>
<td>WT32i-E-Al61</td>
<td>WT32i Bluetooth Module with U.FL connector and iWRAP 6.1.0 (build 1022) Bluetooth software</td>
</tr>
<tr>
<td>WT32i-E-Al61-APTX</td>
<td>WT32i Bluetooth Module with U.FL connector and aptX® audio codec capable iWRAP 6.1.0 (build 1024) Bluetooth software.</td>
</tr>
<tr>
<td>WT32i-E-Al61IAP</td>
<td>WT32i Bluetooth Module with U.FL connector and Apple iAP capable iWRAP 6.1.0 (build 1055) Bluetooth software. Available only to Apple MFI licensees. Contact <a href="http://www.silabs.com/about-us/contact-sales">www.silabs.com/about-us/contact-sales</a> for more information.</td>
</tr>
<tr>
<td>DKWT32i-A</td>
<td>WT32i development kit</td>
</tr>
</tbody>
</table>
3 Block diagram

BC05-MM
The BlueCore®5-Multimedia External is a single-chip radio and baseband IC for Bluetooth 2.4GHz systems. It provides a fully compliant Bluetooth v3.0 specification system for data and voice. BlueCore5-Multimedia External contains the Kalimba DSP coprocessor with double the MIPS of BlueCore3-Multimedia External, supporting enhanced audio applications.

XTAL
The reference clock of WT32i is generated with 26 MHz crystal. All BC05-MM internal digital clocks are generated using a phase locked loop, which is locked to the frequency of either the 26 MHz crystal or an internally generated watchdog clock frequency of 1kHz.

RESET CIRCUITRY
The internal reset circuitry keeps BC05-MM in reset during boot in order for the supply voltages to stabilize. This is to prevent corruption of the flash memory during booting. Please see chapter 6.1 for more detailed description.

BALANCED FILTER
The internal balanced filter provides optimal impedance matching and band pass filtering in order to achieve lowest possible in-band and out-of-band emissions.

ANTENNA
The antenna is a ceramic chip antenna with high efficiency. The antenna is insensitive to surrounding dielectric materials and requires only a small clearance underneath which makes it compatible with previous WT32I designs and well suitable for designs with high density.

FLASH
16 Mbit flash memory is used for storing the Bluetooth protocol stack and Virtual Machine applications. It can also be used as an optional external RAM for memory-intensive applications.
4 Pinout and Terminal Description

![WT32i Pinout Diagram]

Table 1: Supply Terminal Descriptions

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Name</th>
<th>Pad Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VREG_ENA</td>
<td>Input</td>
<td>SW configurable enable pin for the internal regulators</td>
</tr>
<tr>
<td>2-4, 18, 31, 39, 43, 48</td>
<td>GND</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>17</td>
<td>VDD_IO</td>
<td>Power supply</td>
<td>1.7V - 3.6V power supply for the serial interfaces and GPIOs</td>
</tr>
<tr>
<td>37</td>
<td>VDD_BAT</td>
<td>Power supply / Charger output</td>
<td>2.7V - 4.4V supply voltage for the internal regulators and output of the battery charger</td>
</tr>
<tr>
<td>38</td>
<td>VDD_CHG</td>
<td>Power supply</td>
<td>Nominal 5V supply voltage for the battery charger</td>
</tr>
</tbody>
</table>

Silicon Labs
<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Name</th>
<th>Pin Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>19</td>
<td>RESET</td>
<td>RESET</td>
<td>Active high reset. If not used, leave floating. When connected, make sure that the reset is either pulled high or floating (connected to high impedance) during boot.</td>
</tr>
<tr>
<td>5</td>
<td>AIO0</td>
<td>Configurable I/O</td>
<td>AIO0 and AIO1 can be used to read the voltage level through the internal ADC (refer to iWRAP User Guide for details). AIO pins can also be configured to be used as general digital IO pins through PS settings. Internal clocks can be routed out through AIO pins by setting corresponding PS settings. Note that the AIO pins are powered from internal 1.5V supply so the maximum voltage level of the AIO pins is 1.5V.</td>
</tr>
<tr>
<td>6</td>
<td>AIO1</td>
<td>Configurable CMOS I/O</td>
<td>General purpose IO's can be configured with iWRAP for various functions. Each IO can be configured individually as output or input with strong or weak pull-up/-down. Using particular PS setting GPIO pins can be used to implement WiFi co-existence signaling between WT32i and a WiFi radio. Software I2C interface can be implemented for slow I2C functions such as configuring external audio codec or display.</td>
</tr>
<tr>
<td>7</td>
<td>PIO0</td>
<td>Configurable CMOS I/O</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>PIO1</td>
<td>Configurable CMOS I/O</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>PIO2</td>
<td>Configurable CMOS I/O</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>PIO3</td>
<td>Configurable CMOS I/O</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>PIO9</td>
<td>Configurable CMOS I/O</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>PIO10</td>
<td>Configurable CMOS I/O</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>PIO8</td>
<td>Configurable CMOS I/O</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>PIO7</td>
<td>Configurable CMOS I/O</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>PIO6</td>
<td>Configurable CMOS I/O</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>PIO5</td>
<td>Configurable CMOS I/O</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>PIO4</td>
<td>Configurable CMOS I/O</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>USB_D-</td>
<td>I/O</td>
<td>USB data minus</td>
</tr>
<tr>
<td>12</td>
<td>USB_D+</td>
<td>I/O</td>
<td>USB data plus with selectable internal 1.5k pull-up resistor</td>
</tr>
<tr>
<td>15</td>
<td>UART_RXD</td>
<td>CMOS Input, weak internal pull-down</td>
<td>UART data input</td>
</tr>
<tr>
<td>16</td>
<td>UART_TXD</td>
<td>CMOS output, tristate, weak internal pull-up</td>
<td>UART data output</td>
</tr>
<tr>
<td>20</td>
<td>UART_NRTS</td>
<td>CMOS output, tristate, weak internal pull-up</td>
<td>UART request to send, active low</td>
</tr>
<tr>
<td>21</td>
<td>UART_NCTS</td>
<td>CMOS Input, weak internal pull-down</td>
<td>UART clear to send, active low</td>
</tr>
<tr>
<td>32</td>
<td>SPI_NCSB</td>
<td>CMOS Input, weak internal pull-down</td>
<td>SPI chip select</td>
</tr>
<tr>
<td>33</td>
<td>SPI_CLK</td>
<td>CMOS Input, weak internal pull-down</td>
<td>SPI clock</td>
</tr>
<tr>
<td>Pin Number</td>
<td>Pin Name</td>
<td>Pin Type</td>
<td>Description</td>
</tr>
<tr>
<td>------------</td>
<td>-------------------</td>
<td>----------------</td>
<td>-------------------------------------------------------</td>
</tr>
<tr>
<td>34</td>
<td>SPI_MISO</td>
<td>CMOS Input, weak internal pull-down</td>
<td>SPI data input</td>
</tr>
<tr>
<td>35</td>
<td>SPI_MOSI</td>
<td>CMOS output, tristate, weak internal pull-down</td>
<td>SPI data output</td>
</tr>
<tr>
<td>36</td>
<td>LED0</td>
<td>Open drain output</td>
<td>LED driver</td>
</tr>
</tbody>
</table>

Table 2: Terminal Descriptions

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Name</th>
<th>Pin Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>40</td>
<td>MIC_BIAS</td>
<td>Analog</td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>AUDIO_IN_P_RIGHT</td>
<td>Analog</td>
<td></td>
</tr>
<tr>
<td>42</td>
<td>AUDIO_IN_N_RIGHT</td>
<td>Analog</td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>AUDIO_IN_P_LEFT</td>
<td>Analog</td>
<td></td>
</tr>
<tr>
<td>45</td>
<td>AUDIO_IN_N_LEFT</td>
<td>Analog</td>
<td></td>
</tr>
<tr>
<td>46</td>
<td>AUDIO_OUT_N_RIGHT</td>
<td>Analog</td>
<td></td>
</tr>
<tr>
<td>47</td>
<td>AUDIO_OUT_P_RIGHT</td>
<td>Analog</td>
<td></td>
</tr>
<tr>
<td>49</td>
<td>AUDIO_OUT_N_LEFT</td>
<td>Analog</td>
<td></td>
</tr>
<tr>
<td>50</td>
<td>AUDIO_OUT_P_LEFT</td>
<td>Analog</td>
<td></td>
</tr>
</tbody>
</table>

Table 3: Audio Terminal Descriptions

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Pin Name</th>
<th>Pin Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>27</td>
<td>PCM_IN / I2S_IN</td>
<td>CMOS input, weak internal pull-down</td>
<td>PCM or I2S data input</td>
</tr>
<tr>
<td>28</td>
<td>PCM_OUT / I2S_OUT</td>
<td>CMOS output, tristate, weak internal pull-down</td>
<td>PCM or I2S data output</td>
</tr>
<tr>
<td>29</td>
<td>PCM_SYNC / I2S_WS</td>
<td>Bidirectional, weak internal down</td>
<td>PCM sync or I2S word select. WT32i can operate as a PCM/I2S master providing the sync or as a slave receiving the sync</td>
</tr>
<tr>
<td>30</td>
<td>PCM_CLK / I2S_SCK</td>
<td>Bidirectional, weak internal down</td>
<td>PCM or I2S clock. WT32i can operate as a PCM/I2S master providing the clock or as a slave receiving the clock</td>
</tr>
</tbody>
</table>
5 Electrical Characteristics

5.1 Absolute Maximum Ratings

<table>
<thead>
<tr>
<th></th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Storage temperature range</td>
<td>-40</td>
<td>+85</td>
<td>°C</td>
</tr>
<tr>
<td>Operating temperature range</td>
<td>-40</td>
<td>+85</td>
<td>°C</td>
</tr>
<tr>
<td>VDD_IO</td>
<td>-0.4</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>VDD_BAT</td>
<td>-0.4</td>
<td>4.4</td>
<td>V</td>
</tr>
<tr>
<td>VDD_CHG</td>
<td>-0.4</td>
<td>6.5</td>
<td>V</td>
</tr>
<tr>
<td>Digital Terminal voltages</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AIO voltages</td>
<td>VSS - 0.4V</td>
<td>VDD + 0.4V</td>
<td>V</td>
</tr>
</tbody>
</table>

Table 4: Absolute Maximum Ratings

5.2 Recommended Operating Conditions

<table>
<thead>
<tr>
<th></th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Storage temperature range</td>
<td>-40</td>
<td>+85</td>
<td>°C</td>
</tr>
<tr>
<td>Operating temperature range</td>
<td>-40</td>
<td>+85</td>
<td>°C</td>
</tr>
<tr>
<td>VDD_IO</td>
<td>1.7</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>VDD_BAT</td>
<td>2.7</td>
<td>4.4</td>
<td>V</td>
</tr>
<tr>
<td>VDD_CHG</td>
<td>0</td>
<td>6.5</td>
<td>V</td>
</tr>
<tr>
<td>Digital Terminal voltages</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AIO voltages</td>
<td>0</td>
<td>1.5V</td>
<td>V</td>
</tr>
</tbody>
</table>

Table 5: Recommended Operating Conditions

5.3 Digital Terminals

<table>
<thead>
<tr>
<th>Input/Output Characteristic</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIL input logic level low</td>
<td>-0.3</td>
<td>0.25 x VDD</td>
<td>V</td>
</tr>
<tr>
<td>VIL input logic level high</td>
<td>0.625 x VDD</td>
<td>VDD + 0.3</td>
<td>V</td>
</tr>
<tr>
<td>VOL output logic level low, IOL = 4.0mA</td>
<td>0</td>
<td>0.125</td>
<td>V</td>
</tr>
<tr>
<td>VOL output logic level high, IOL = -4.0mA</td>
<td>0.75 x VDD</td>
<td>VDD</td>
<td>V</td>
</tr>
<tr>
<td>Strong pull-up</td>
<td>-100</td>
<td>-10</td>
<td>μA</td>
</tr>
<tr>
<td>Strong pull-down</td>
<td>10</td>
<td>100</td>
<td>μA</td>
</tr>
<tr>
<td>Weak pull-up</td>
<td>-5</td>
<td>-0.2</td>
<td>μA</td>
</tr>
<tr>
<td>Weak pull-down</td>
<td>0.2</td>
<td>5</td>
<td>μA</td>
</tr>
</tbody>
</table>

Table 6: Digital Terminal Characteristics
### 5.4 Audio Characteristics

#### 5.4.1 ADC

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>16</td>
<td>Bits</td>
</tr>
<tr>
<td>Input Sample Rate, $F_{\text{sample}}$</td>
<td>-</td>
<td>8</td>
<td>-</td>
<td>44.1</td>
<td>kHz</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>$F_{\text{sample}}$</th>
<th>8kHz</th>
<th>11.025kHz</th>
<th>16kHz</th>
<th>22.050kHz</th>
<th>32kHz</th>
<th>44.1kHz</th>
</tr>
</thead>
<tbody>
<tr>
<td>SNR</td>
<td>-</td>
<td>79</td>
<td>-</td>
<td>77</td>
<td>-</td>
<td>76</td>
</tr>
<tr>
<td>Input full scale at maximum gain (differential)</td>
<td>-</td>
<td>4</td>
<td>-</td>
<td>mV rms</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input full scale at minimum gain (differential)</td>
<td>-</td>
<td>800</td>
<td>-</td>
<td>mV rms</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3dB Bandwidth</td>
<td>-</td>
<td>20</td>
<td>-</td>
<td>kHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Microphone mode input impedance</td>
<td>-</td>
<td>6.0</td>
<td>-</td>
<td>kHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>THD+N @ 30mV rms input</td>
<td>-</td>
<td>0.04</td>
<td>-</td>
<td>%</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Table 7: ADC characteristics*
5.4.2 DAC

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Resolution</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>16</td>
<td>Bits</td>
</tr>
<tr>
<td>Output Sample Rate, $F_{sample}$</td>
<td>-</td>
<td>8</td>
<td>-</td>
<td>48</td>
<td>kHz</td>
</tr>
<tr>
<td>Signal to Noise Ratio, SNR</td>
<td>$F_{sample}$</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8kHz</td>
<td>-</td>
<td>95</td>
<td>-</td>
<td>-</td>
<td>dB</td>
</tr>
<tr>
<td>11.025kHz</td>
<td>-</td>
<td>95</td>
<td>-</td>
<td>-</td>
<td>dB</td>
</tr>
<tr>
<td>16kHz</td>
<td>-</td>
<td>95</td>
<td>-</td>
<td>-</td>
<td>dB</td>
</tr>
<tr>
<td>22.050kHz</td>
<td>-</td>
<td>95</td>
<td>-</td>
<td>-</td>
<td>dB</td>
</tr>
<tr>
<td>32kHz</td>
<td>-</td>
<td>95</td>
<td>-</td>
<td>-</td>
<td>dB</td>
</tr>
<tr>
<td>44.1kHz</td>
<td>-</td>
<td>95</td>
<td>-</td>
<td>-</td>
<td>dB</td>
</tr>
<tr>
<td>Output Full Voltage Swing</td>
<td>-</td>
<td>750</td>
<td>-</td>
<td>-</td>
<td>mV rms</td>
</tr>
<tr>
<td>Allowed Load</td>
<td>Resistive</td>
<td>16</td>
<td>-</td>
<td>O.C.</td>
<td>Ω</td>
</tr>
<tr>
<td>Capactive</td>
<td>-</td>
<td>-</td>
<td>500</td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>THD+N 16Ω Load</td>
<td>-</td>
<td>-</td>
<td>0.1</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>THD+N 100Ω Load</td>
<td>-</td>
<td>-</td>
<td>0.01</td>
<td>%</td>
<td></td>
</tr>
</tbody>
</table>

Table 8: DAC Characteristics

5.4.3 A2DP Codecs

5.4.3.1 SBC

SBC codec is the default codec used for Bluetooth A2DP connections. Any Bluetooth device supporting A2DP audio profile supports SBC codec. SBC was originally design to provide reasonable good audio quality while keeping low computational complexity. SBC does not require high bit rates. Thus it works sufficiently with Bluetooth where the bandwidth and the processing power are limited.

5.4.3.2 aptX®

The aptX is widely used in high quality audio devices. aptX can provide dynamic range up to 120 dB and it has the shortest coding delay (<2ms) than other coding algorithms. Using aptX the whole system latency can be reduced significantly because unlike SBC, it does not require buffering the audio. SBC reproduces a limited audio band width whereas aptX encode the entire frequency range of audio.

aptX® is more robust and resilient coding scheme than SBC and thus re-transmits does not occur as with SBC.

Both SBC and aptX® have flat frequency response up to 14 kHz. Up to 14 kHz both algorithms produce good quality audio with very little distortion. At frequencies higher than 14 kHz the benefit of aptX® becomes obvious. SBC exhibits increasing attenuation with increasing frequency but aptX® retains high reproduction quality.

aptX® requires purchasing a license for each Bluetooth address and the license agreement must be done with CSR. The combination of aptX® license and the Bluetooth address is programmed into the module in the module production line.
Figure 4: Frequency response of aptX and SBC codecs

5.4.3.3 AAC

AAC (Advanced Audio Coding) achieves better sound quality than MP3 and it is the default audio format for YouTube and iPhone among others. AAC has long latency (>100ms) compared to aptX®. Because of high processing capacity requirement for encoding, WT32i does not support AAC as A2DP source. Thus WT32i can be used for receiving (A2DP sink) AAC (from iPhone for example) but it cannot transmit AAC coded audio.
5.5 RF Characteristics

5.5.1 RF Transceiver

<table>
<thead>
<tr>
<th>Transceiver characteristic</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum transmit power</td>
<td>5</td>
<td>6.5</td>
<td>8</td>
<td>dBm</td>
</tr>
<tr>
<td>Minimum transmit power</td>
<td>-17</td>
<td></td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>Transmit power stability over the temperature range</td>
<td>+/- 0.5</td>
<td>1</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Transmit power variation within the BT band</td>
<td></td>
<td></td>
<td>1</td>
<td>dB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Sensitivity DH1</th>
<th>RT</th>
<th>-90</th>
<th>dBm</th>
</tr>
</thead>
<tbody>
<tr>
<td>-40C</td>
<td>-91</td>
<td>dBm</td>
<td></td>
</tr>
<tr>
<td>+85C</td>
<td>-86</td>
<td>dBm</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Sensitivity 3DH5</th>
<th>RT</th>
<th>-83</th>
<th>dBm</th>
</tr>
</thead>
<tbody>
<tr>
<td>-40C</td>
<td>-84</td>
<td>dBm</td>
<td></td>
</tr>
<tr>
<td>+85C</td>
<td>-80</td>
<td>dBm</td>
<td></td>
</tr>
</tbody>
</table>

Table 9: Transceiver characteristics

![Graph showing transmit power control steps]

Table 10: Power control of WT32i
<table>
<thead>
<tr>
<th>Standard</th>
<th>Band / Frequency</th>
<th>Min (AVG / PEAK)</th>
<th>Typ (AVG / PEAK)</th>
<th>Max (AVG / PEAK)</th>
<th>Limit by the Standard (AVG / PEAK)</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCC part 15 transmitter spurious emissions</td>
<td>2nd harmonic</td>
<td>50 / 61</td>
<td>54 / 74</td>
<td></td>
<td></td>
<td>dBuV/m</td>
</tr>
<tr>
<td></td>
<td>3rd harmonic</td>
<td>&lt; 40 / 50</td>
<td>54 / 74</td>
<td></td>
<td></td>
<td>dBuV/m</td>
</tr>
<tr>
<td></td>
<td>Band edge 2390MHz</td>
<td></td>
<td></td>
<td>54 / 74</td>
<td></td>
<td>dBuV/m</td>
</tr>
<tr>
<td></td>
<td>Band edge 2483.5MHz</td>
<td></td>
<td></td>
<td>54 / 74</td>
<td></td>
<td>dBuV/m</td>
</tr>
<tr>
<td></td>
<td>Band edge 2400MHz (conducted)</td>
<td></td>
<td></td>
<td>-20</td>
<td></td>
<td>dBc</td>
</tr>
<tr>
<td></td>
<td>Band edge 2483.5MHz (conducted)</td>
<td></td>
<td></td>
<td>-20</td>
<td></td>
<td>dBc</td>
</tr>
<tr>
<td>ETSI EN 300 328 transmitter spurious emissions</td>
<td>Band edge 2400MHz</td>
<td></td>
<td>-30</td>
<td></td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td>2nd harmonic</td>
<td>-35</td>
<td>-30</td>
<td></td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td>3rd harmonic</td>
<td>&lt;-40</td>
<td>-30</td>
<td></td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td>ETSI EN 300 328 receiver spurious emissions</td>
<td>(2400 - 2479) MHz</td>
<td></td>
<td>-47</td>
<td></td>
<td></td>
<td>dBm</td>
</tr>
<tr>
<td></td>
<td>(1600 - 1653) MHz</td>
<td></td>
<td>-47</td>
<td></td>
<td></td>
<td>dBm</td>
</tr>
</tbody>
</table>

**Table 11: WT32i-A spurious emissions**

**Note:** All the emissions tested with maximum 8 dBm TX power

### 5.5.2 Antenna Characteristics

**Note:** Antenna characteristics may vary depending on the mother board layout. Following characteristics have been measured using DKWT32i

- Antenna efficiency -3.5 dB (45%)
- Peak gain 0 dBi
Figure 5: Top view radiation pattern of DKWT32i

Figure 6: Side view radiation pattern of DKWT32i
Figure 7: Front view radiation pattern
## 5.6 Current Consumption

| Operation Mode | SET BT PAGEMODE 0 2000 0 | SET BT PAGEMODE 0 2000 1 | SET BT PAGEMODE 0 2000 2 | SET BT PAGEMODE 1 2000 0 | SET BT PAGEMODE 1 2000 1 | SET BT PAGEMODE 1 2000 2 | SET BT PAGEMODE 2 2000 0 | SET BT PAGEMODE 2 2000 1 | SET BT PAGEMODE 2 2000 2 | SET BT PAGEMODE 3 2000 0 | SET BT PAGEMODE 3 2000 1 | SET BT PAGEMODE 3 2000 2 | SET BT PAGEMODE 4 2000 0 | SET BT PAGEMODE 4 2000 1 | SET BT PAGEMODE 4 2000 2 |
|----------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| Idle           | 12                       | 2.0                      | 2.0                      | 2.0                      | 2.1                      | 2.1                      | 23                       | 2.2                      | 2.1                      | 23                       | 2.3                      | 2.2                      | 23                       | 2.3                      | 2.2                      |
| Sleep          | 12                       | 0.08                     | 0.08                     | 0.08                     | 0.18                     | 0.18                     | 23.5                     | 0.31                     | 0.19                     | 23                       | 0.4                      | 0.4                      | 23                       | 0.4                      | 0.29                     |
| Connected, Sniff disabled | SET BT SNIFF 0 20 1 8 | SET BT SNIFF 40 20 1 8 | SET BT SNIFF 1000 20 1 8 | SET BT SNIFF 1000 20 1 8 | SET BT SNIFF 1000 20 1 8 | SET BT SNIFF 1000 20 1 8 | 75                       | 70                       | 23                       | 23                       | 3.9                      | 3.6                      | 2.5                      | 2.5                      | 28                       |
| Connected + Sniff, Master | A2DP SINK, INTERNAL CODEC | A2DP SINK, INTERNAL CODEC | A2DP SOURCE, INTERNAL CODEC | A2DP SOURCE, INTERNAL CODEC | A2DP SOURCE, INTERNAL CODEC | A2DP SOURCE, INTERNAL CODEC | 75                       | 70                       | 23                       | 23                       | 3.9                      | 3.6                      | 2.5                      | 2.5                      | 28                       |
| Connected + Sniff, Slave | A2DP SINK, INTERNAL CODEC | A2DP SINK, INTERNAL CODEC | A2DP SOURCE, INTERNAL CODEC | A2DP SOURCE, INTERNAL CODEC | A2DP SOURCE, INTERNAL CODEC | A2DP SOURCE, INTERNAL CODEC | 75                       | 70                       | 23                       | 23                       | 3.9                      | 3.6                      | 2.5                      | 2.5                      | 28                       |

Table 12: Current consumption of WT32i
6 Power Control and Regulation

WT32i contains an internal battery charger and a switch mode regulator that is mainly used for internal blocks of the module. The module can be powered from a single 3.3 V supply provided that VDD_CHG is floating. Alternatively, the module can be powered from a battery connected to VDD_BAT and using an external regulator for VDD_IO. 1.8 V to 3.3 V supply voltage for VDD_IO can be used to give desired signal levels for the digital interfaces of the module. USB, however, requires 3.3 V for proper operation and thus, when USB is in use, 3.3 V for VDD_IO is required.

![Power supply configuration of WT32i](image)

**Figure 8: Power supply configuration of WT32i**

VDD_ENA is software configurable enable pin for the internal regulators. Using iWRAP the enable pin can be configured to:

1. Latch on the internal regulators at the rising edge
2. Turn the regulators on at rising edge and turn off the regulators at falling edge
3. Latch the regulators on at the rising edge and turn off the regulators at the following rising edge

GPIO can be configured to control an external regulator.
Figure 9: Example of making a power on/off button using the latch feature of the internal regulators

**iWRAP Example**: Creating an on/off button with PIO2 holding the external regulator on

“SET CONTROL VREGEN 2 4”

(PIO is defined with a bit mask. 4 in hexadecimal is 100 in binary corresponding to PIO2)

**NOTE**: With the configuration shown above, when doing a SW reset for the module C1 will hold the enable pin of the external regulator high until iWRAP has booted. This will prevent the module from turning off during reset. When resetting through the reset pin one has to make sure that the enable pin is held high as long as the reset pin is held active.

Figure 10 shows an example how to arrange power control when on/off button is not implemented. VREG_ENA pin must not be connected to VDD_IO because leakage from VDD_BAT to VDD_IO will prevent VREG_ENA to fall low enough to turn off the internal regulators.
6.1 Protecting the Battery by Configuring the Module to Turn Off at Certain Voltage

It is important not to let the battery be drained to voltages below 2.8V. In iWRAP it is possible to define certain level when the module turns off the regulators.

**iWRAP Example:** Configure WT32i to start sending low battery warning at 3.4V, turn off at 3.3V and cease the low battery warning at 4.0V. Set PIO0 to indicate low battery

“SET CONTROL BATTERY 3400 3300 4000 10”
6.2 Reset

WT32i may be reset from several sources: reset pin, power on reset, a UART break character or through software configured watchdog timer.

At reset, the digital I/O pins are set to inputs for bi-directional pins and outputs are tri-state.

The chip status after a reset is as follows:

- **Warm Reset**: data rate and RAM data remain available
- **Cold Reset**: data rate and RAM data are not available

Table 13 shows the pin states of WT32i on reset. Pull-up (PU) and pull-down (PD) default to weak values unless specified otherwise.

**NOTE:** In order to make reset work properly VREG_ENA pin (1st pin of WT32i module) has to be driven high for the time of reset.

<table>
<thead>
<tr>
<th>Pin Name / Group</th>
<th>I/O Type</th>
<th>No Core Voltage Reset</th>
<th>Full Chip Reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>USB</td>
<td>Digital bi-directional</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>UART_RX</td>
<td>Digital input with PD</td>
<td>PD</td>
<td>PD</td>
</tr>
<tr>
<td>UART_CTS</td>
<td>Digital output with PD</td>
<td>PU</td>
<td>PU</td>
</tr>
<tr>
<td>UART_TX</td>
<td>Digital input with PU</td>
<td>PU</td>
<td>PU</td>
</tr>
<tr>
<td>UART_RTS</td>
<td>Digital output with PD</td>
<td>PD</td>
<td>PD</td>
</tr>
<tr>
<td>SPI_MOSI</td>
<td>Digital output with PD</td>
<td>PD</td>
<td>PD</td>
</tr>
<tr>
<td>SPI_CLK</td>
<td>Digital tristate output with PD</td>
<td>PD</td>
<td>PD</td>
</tr>
<tr>
<td>SPI_MISO</td>
<td>Digital input with PD</td>
<td>PU</td>
<td>PU</td>
</tr>
<tr>
<td>SPI_CS</td>
<td>Digital input with PD</td>
<td>PU</td>
<td>PU</td>
</tr>
<tr>
<td>PCM_IN</td>
<td>Digital input with PD</td>
<td>PD</td>
<td>PD</td>
</tr>
<tr>
<td>PCM_CLK</td>
<td>Digital bi-directional with PD</td>
<td>PD</td>
<td>PD</td>
</tr>
<tr>
<td>PCM_SYNC</td>
<td>Digital tri-state output with PD</td>
<td>PD</td>
<td>PD</td>
</tr>
<tr>
<td>GPIO</td>
<td>Digital bi-directional with PU/PD</td>
<td>PD</td>
<td>PD</td>
</tr>
</tbody>
</table>

*Table 13: Pin states on reset*

6.2.1 Internal POR

WT32i has two internal POR circuits. One is internally to the BC5 chip. In BC5 the power on reset occurs when the core supply voltage (output of the internal 1.5V regulator) falls below typically 1.26V and is released when VDD_CORE rises above typically 1.31V.

Another POR circuit is embedded to the module and it keeps the module in reset until supply voltages have stabilized. This is to prevent corruption of the internal flash memory during boot. The embedded POR is shown in the figure Figure 2Figure 11.

Because the POR is based on a simple RC time constant it will not work if the supply voltage ramps very slowly or if the reset pin is not connected to high impedance. It is recommended that the power ramp will not take more than 10 msec. If the reset pin is connected to a host it is good to place a diode between the host and the module as shown in Figure 12. A diode will prevent the host from pulling the reset low before the internal flash has its supply stabilized.
Figure 11: Embedded POR of WT32i

Figure 12: An example how to connect CPU GPIO to the reset pin of the module
7 Battery Charger

The battery charger is a constant current / constant voltage charger circuit, and is suitable for lithium ion/polymer batteries only. It shares a connection to the battery terminal, VDD_BAT, with the switch-mode regulator. The charger is initially calibrated by Bluegiga Technologies to have $V_{\text{float}} = 4.15\text{V} - 4.2\text{V}$.

The constant current level can be varied to allow charging of different capacity batteries. WT32i allows a number of different currents to be used in the battery charger hardware. Values written to PS key 0x039b CHARGER_CURRENT in the range 1..15 specify the charger current from 40..135mA in even steps. Values outside the valid 0..15 range result in no change to the charging current. The default charging current (Key = 0) is nominally 40mA. Setting 0 is interpreted as “no-change” so it will be ignored.

The charger enters various states of operation as it charges a battery. These are shown below:

- **Off**: entered when the charger is disconnected.
- **Trickle Charge**: entered when the battery voltage is below 2.9V.
- **Fast Charge - Constant Current**: entered when the battery voltage is above 2.9V.
- **Fast Charge - Constant Voltage**: entered when the battery has reached $V_{\text{float}}$, the charger switches mode to maintain the cell voltage at $V_{\text{float}}$ voltage by adjusting the constant charge current.
- **Standby**: this is the state when the battery is fully charged and no charging takes place.

When a voltage is applied to the charger input terminal VDD_CHG, and the battery is not fully charged, the charger will operate and a LED connected to the terminal LED0 will illuminate. By default, until the firmware is running, the LED will pulse at a low-duty cycle to minimize current consumption.

The battery charger circuitry auto-detects the presence of a power source, allowing the firmware to detect when the charger is powered. Therefore, when the charger supply is not connected to VDD_CHG, the terminal must be left open circuit. The VDD_CHG pin, when not connected, must be allowed to float and not be pulled to a power rail. When the battery charger is not enabled, this pin may float to a low undefined voltage. Any DC connection will increase current consumption of the device. Capacitive components such as diodes, FETs, and ESD protection, may be connected.

The battery charger is designed to operate with a permanently connected battery. If the application permits the charger input to be connected while the battery is disconnected, the VDD_BAT pin voltage may become unstable. This, in turn, may cause damage to the internal switch-mode regulator. Connecting a 470 $\mu$F capacitor to VDD_BAT limits these oscillations thus preventing damage.

**WARNING:**

Use good consideration for battery safety. Do not charge with too much current. Do not charge when the temperature is above 60°C or below 0°C. WT32i is initially calibrated to stop charging when battery voltage is at 4.2 V. Do not try to charge batteries above 4.2 V. Do not short circuit the battery or discharge below 1.5 V.
8 GPIO and AIO Functions

8.1 iWRAP supported GPIO Functions

Various GPIO functions are supported by iWRAP. These include:

- Setting each GPIO state individually
- Binding certain iWRAP commands to GPIO to trigger the command at either the rising or falling edge of the GPIO
- Carrier detect signal to indicate an active Bluetooth connection
- Implementing RS232 modem signals
- iWRAP ready indicator to signal to a host that iWRAP is ready to use
- UART bypass mode to route UART signals to GPIO pins instead of iWRAP
- Driving low frequency pulsed signal from a GPIO

Some of the functions are FW dependent. Refer to latest iWRAP user manual for the detailed information about the GPIO functions.

8.2 Outputting Internal Clocks

Internal clocks can be routed to either AIO0 or AIO1 by setting PS Keys. To route internal clock to AIO0 set PSKEY_AMUX_AIO0 to 0x00fe. Following table shows how to set the PSKEY_AMUX_CLOCK to get certain frequency from AIO0.

<table>
<thead>
<tr>
<th>AMUX_CLOCK</th>
<th>Freq (MHz) @ AIO0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0014</td>
<td>1</td>
</tr>
<tr>
<td>0x0004</td>
<td>2</td>
</tr>
<tr>
<td>0x0013</td>
<td>3</td>
</tr>
<tr>
<td>0x0017</td>
<td>4</td>
</tr>
<tr>
<td>0x0003</td>
<td>6</td>
</tr>
<tr>
<td>0x0016</td>
<td>6.5</td>
</tr>
<tr>
<td>0x0007</td>
<td>8</td>
</tr>
<tr>
<td>0x0011</td>
<td>12</td>
</tr>
<tr>
<td>0x0006</td>
<td>13</td>
</tr>
<tr>
<td>0x0002</td>
<td>16</td>
</tr>
<tr>
<td>0x0009</td>
<td>24</td>
</tr>
<tr>
<td>0x0005</td>
<td>32</td>
</tr>
</tbody>
</table>

Table 14: Selectable internal clock frequencies from AIO0

iWRAP does not support this feature. To use this feature either the particular PS Keys must be set to each module separately or then ask for custom FW from Bluegiga.
8.3 Auxiliary ADC

Simple iWRAP command can be used to read the ADC output from either of the two AIO pins. Refer to latest iWRAP user manual for the detailed information.

8.4 Software I2C Interface

PIO6 and PIO7 can be used to form a master I²C interface. The interface is formed using software to drive these lines. Therefore it is suited only to relatively slow functions such as driving a dot matrix LCD, keyboard scanner or configuring external audio codec. I²C interface requires a custom FW.

<table>
<thead>
<tr>
<th>PIO</th>
<th>I2C Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIO6</td>
<td>SCL</td>
</tr>
<tr>
<td>PIO7</td>
<td>SDA</td>
</tr>
</tbody>
</table>

Table 15: I2C Interface of WT32i
9 Serial Interfaces

9.1 UART Interface

WT32i has a standard UART serial interface that provides a simple mechanism for communicating with other serial devices using the RS232 protocol. UART configuration parameters, such as baud rate, parity and stop bits can be configured with an iWRAP command.

The hardware flow control is enabled by default. HW flow control can be disabled in HW by connecting UART_NCTS to GND and leaving UART_NRTS floating.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Possible Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Baud rate</td>
<td>Minimum 1200 baud (≤2%Error)</td>
</tr>
<tr>
<td></td>
<td>Maximum 9600 baud (≤1%Error)</td>
</tr>
<tr>
<td></td>
<td>Maximum 4Mbaud (≤1%Error)</td>
</tr>
<tr>
<td>Flow control</td>
<td>RTS/CTS or None</td>
</tr>
<tr>
<td>Parity</td>
<td>None, Odd, Even</td>
</tr>
<tr>
<td>Number of stop bits</td>
<td>1 or 2</td>
</tr>
<tr>
<td>Bits per byte</td>
<td>8</td>
</tr>
</tbody>
</table>

Table 16: Possible UART settings

**iWRAP Example:** Configuring local UART to 9600bps, 8 data bits, no parity and 1 stop bit

SET CONTROL BAUD 9600, 8N1

(9600 = baud rate, N = No parity, 1 = 1 stop bit)

<table>
<thead>
<tr>
<th>Baud Rate</th>
<th>Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>1200</td>
<td>1.73%</td>
</tr>
<tr>
<td>2400</td>
<td>1.73%</td>
</tr>
<tr>
<td>4800</td>
<td>1.73%</td>
</tr>
<tr>
<td>9600</td>
<td>-0.82%</td>
</tr>
<tr>
<td>19200</td>
<td>0.45%</td>
</tr>
<tr>
<td>38400</td>
<td>-0.18%</td>
</tr>
<tr>
<td>57600</td>
<td>0.03%</td>
</tr>
<tr>
<td>76800</td>
<td>0.14%</td>
</tr>
<tr>
<td>115200</td>
<td>0.03%</td>
</tr>
<tr>
<td>230400</td>
<td>0.03%</td>
</tr>
<tr>
<td>460800</td>
<td>-0.02%</td>
</tr>
<tr>
<td>921600</td>
<td>0.00%</td>
</tr>
<tr>
<td>1382400</td>
<td>-0.01%</td>
</tr>
<tr>
<td>1843200</td>
<td>0.00%</td>
</tr>
<tr>
<td>2764800</td>
<td>0.00%</td>
</tr>
<tr>
<td>3686400</td>
<td>0.00%</td>
</tr>
</tbody>
</table>

Table 17: Standard Baud Rates
9.1.1 Resetting Through UART Break Signal

The UART interface can reset WT32i on reception of a break signal. A break is identified by a continuous logic low (0V) on the UART_RX terminal. If $t_{BRK}$ is longer than the value (in microseconds), defined by PSKEY_HOSTIO_UART_RESET_TIMEOUT, (0x1a4), a reset occurs. Values below 1000 are treated as zero and values above 255000 are truncated to 255000. This feature allows a host to initialise the system to a known state. Also, WT32i can emit a break character that may be used to wake the host.

Default PSKEY_HOSTIO_UART_RESET_TIMEOUT setting in WT32i is zero, which means that this feature is disabled. To use this feature, either the PS setting has to be changed for each module separately or ask for modules with custom FW with appropriate settings.

9.1.2 UART Configuration While Reset is Active

The UART interface for WT32i is tristate while the chip is being held in reset. This allows the user to daisy chain devices onto the physical UART bus. The constraint on this method is that any devices connected to this bus must tristate when WT32i reset is de-asserted and the firmware begins to run.

9.1.3 UART Bypass Mode

Alternatively, for devices that do not tristate the UART bus, the UART bypass mode on WT32i can be used. The default state of WT32i after reset is de-asserted; this is for the host UART bus to be connected to the WT32i UART, thereby allowing communication to WT32i via the UART. All UART bypass mode connections are implemented using CMOS technology and have signalling levels of 0V and VDD_IO.

The bypass mode is enabled with a simple iWRAP command. When in bypass mode, the module is automatically set into deep sleep state indefinitely. Physical reset is required to return to normal operation mode. The current consumption of a module in bypass mode is equal to a module in standby (idle) mode.

It is important for the host to ensure a clean Bluetooth disconnection of any active links before the bypass mode is invoked. Therefore, it is not possible to have active Bluetooth links while operating the bypass mode.

![Figure 13: UART bypass architecture](image_url)
9.2 USB Interface

WT32i has a full-speed (12Mbps) USB interface for communicating with other compatible digital devices. The USB interface on WT32i acts as an USB peripheral, responding to requests from a master host controller. WT32i can be used as bus-powered or self-powered device. See the WT_USB_Design_Guide available in the Bluegiga techforum for details about the SW and HW configuration of the USB interface.

![Diagram of WT32i USB Interface](image.png)

**Figure 14: Bus-powered WT32i device configuration**
9.3 Programming and Debug Interface (SPI)

The synchronous serial port interface (SPI) is for interfacing with other digital devices. The SPI port can be used for system debugging. It can also be used for programming the Flash memory. SPI interface is connected by using the MOSI, MISO, CSB and CLK pins.

SPI interface cannot be used for any application purposes.

9.3.1 Multi-slave Operation

WT32i should not be connected in a multi-slave arrangement by simple parallel connection of slave MISO lines. When WT32i is deselected (SPI_CS# = 1), the SPI_MISO line does not float. Instead, WT32i outputs 0 if the processor is running or 1 if it is stopped.
10 Audio Interfaces

10.1 Stereo Audio Codec Interface

Stereo audio CODEC operates from an internal 1.5V power supply. It uses fully differential architecture in analog signal path for the best possible common mode noise rejection while effectively doubling the signal amplitude.

The stereo audio bus standard I2S is supported and a software I2C interface can be implemented using GPIOs to configure an external audio CODEC.

Figure 16: Stereo CODEC input and output stages

10.1.1 ADC

The ADC consists of two second-order sigma-delta converters and gain stages. The gain stage consists of digital and analog gain stages which are controlled by iWRAP. The optimal combination of digital and analog gain is automatically selected by iWRAP. The analog gain stage consist selectable 24 dB preamplifier for selecting microphone or line input levels and an amplifier which can be configured in 3 dB steps. The iWRAP gain selection values are shown in the Table 19.

Following sample rates are supported

- 8kHz
- 11.025kHz
- 16kHz
- 22.05kHz
- 24kHz
- 32kHz
- 44.1kHz
Preamp ON = 24 dB gain (MIC input)
Preamp OFF = 0 dB gain (line input)

**Table 18: ADC amplifier block diagram**

<table>
<thead>
<tr>
<th>Gain Setting In iWRAP</th>
<th>ADC Gain (dB) Preamp OFF (Line input mode)</th>
<th>ADC GAIN (dB) Preamp ON (MIC input mode)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-27</td>
<td>-3</td>
</tr>
<tr>
<td>1</td>
<td>-24</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>-21</td>
<td>3</td>
</tr>
<tr>
<td>3</td>
<td>-18</td>
<td>6</td>
</tr>
<tr>
<td>4</td>
<td>-15</td>
<td>9</td>
</tr>
<tr>
<td>5</td>
<td>-12</td>
<td>12</td>
</tr>
<tr>
<td>6</td>
<td>-9</td>
<td>15</td>
</tr>
<tr>
<td>7</td>
<td>-6</td>
<td>18</td>
</tr>
<tr>
<td>8</td>
<td>-3</td>
<td>21</td>
</tr>
<tr>
<td>9</td>
<td>0</td>
<td>24</td>
</tr>
<tr>
<td>A</td>
<td>3</td>
<td>27</td>
</tr>
<tr>
<td>B</td>
<td>6</td>
<td>30</td>
</tr>
<tr>
<td>C</td>
<td>9</td>
<td>33</td>
</tr>
<tr>
<td>D</td>
<td>12</td>
<td>36</td>
</tr>
<tr>
<td>E</td>
<td>15</td>
<td>39</td>
</tr>
<tr>
<td>F</td>
<td>18</td>
<td>42</td>
</tr>
<tr>
<td>10</td>
<td>21</td>
<td>45</td>
</tr>
<tr>
<td>11</td>
<td>24</td>
<td>48</td>
</tr>
<tr>
<td>12</td>
<td>27</td>
<td>51</td>
</tr>
<tr>
<td>13</td>
<td>30</td>
<td>54</td>
</tr>
<tr>
<td>14</td>
<td>33</td>
<td>57</td>
</tr>
<tr>
<td>15</td>
<td>36</td>
<td>60</td>
</tr>
<tr>
<td>16</td>
<td>39</td>
<td>63</td>
</tr>
</tbody>
</table>

**Table 19: ADC Gain Selection In iWRAP**

**iWRAP Example:** Setting line input with 0 dB gain

"SET CONTROL PREAMP 0"

"SET CONTROL GAIN 9 x" (x is the DAC gain)
10.1.2 DAC

The DAC consists of two second-order sigma-delta converters and gain stages. The gain stage consists of digital and analog gain stages which are controlled by iWRAP. The optimal combination of digital and analog gain is automatically selected by iWRAP. The analog gain stage consist selectable 24 dB preamplifier for selecting microphone or line input levels and an amplifier which can be configured in 3 dB steps. The iWRAP gain selection values are shown in Table 20.

Following sample rates are supported

- 8kHz
- 11.025kHz
- 16kHz
- 22.05kHz
- 24kHz
- 32kHz
- 44.1kHz
- 48kHz

<table>
<thead>
<tr>
<th>Gain Setting In iWRAP</th>
<th>DAC Gain (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>-42</td>
</tr>
<tr>
<td>1</td>
<td>-39</td>
</tr>
<tr>
<td>2</td>
<td>-36</td>
</tr>
<tr>
<td>3</td>
<td>-33</td>
</tr>
<tr>
<td>4</td>
<td>-30</td>
</tr>
<tr>
<td>5</td>
<td>-27</td>
</tr>
<tr>
<td>6</td>
<td>-24</td>
</tr>
<tr>
<td>7</td>
<td>-21</td>
</tr>
<tr>
<td>8</td>
<td>-18</td>
</tr>
<tr>
<td>9</td>
<td>-15</td>
</tr>
<tr>
<td>A</td>
<td>-12</td>
</tr>
<tr>
<td>B</td>
<td>-9</td>
</tr>
<tr>
<td>C</td>
<td>-6</td>
</tr>
<tr>
<td>D</td>
<td>-3</td>
</tr>
<tr>
<td>E</td>
<td>0</td>
</tr>
<tr>
<td>F</td>
<td>3</td>
</tr>
<tr>
<td>10</td>
<td>6</td>
</tr>
<tr>
<td>11</td>
<td>9</td>
</tr>
<tr>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>13</td>
<td>15</td>
</tr>
<tr>
<td>14</td>
<td>18</td>
</tr>
<tr>
<td>15</td>
<td>21</td>
</tr>
<tr>
<td>16</td>
<td>24</td>
</tr>
</tbody>
</table>

Table 20: DAC gain selection in iWRAP

*iWRAP Example:* Setting output with 0 dB gain

"SET CONTROL GAIN x E" (x is the ADC gain)
10.1.3 Microphone Input

Figure 17 shows the recommended microphone biasing. The microphone bias, MIC_BIAS, derives its power from the VDD_BAT and requires 1uF capacitor on its output (C1).

The input impedance at AUDIO_IN_P_LEFT and AUDIO_IN_N_LEFT is typically 6kohm and C5 and C4 are typically 1uF. If bass roll-off is required to limit the wind noise on the microphone then C4 and C5 should be 150 nF.

R2 sets the microphone load impedance and is normally in the range of 1kΩ to 2kΩ.

R1, C2 and C3 improve the supply rejection by decoupling supply noise from the microphone. Values should be selected as required. R1 can be connected or to the MIC_BIAS output (which is ground referenced and provides good rejection of the supply) as shown in Figure 17. MIC_BIAS is configured to provide bias only when the microphone is required. R1 may also be connected to a convenient supply, in which case the bias network is permanently enabled.

The MIC_BIAS is like any voltage regulator and requires a minimum load to maintain regulation. The MIC_BIAS maintains regulation within the limits 0.200mA to 1.230mA. If the microphone sits below these limits, then the microphone output must be pre-loaded with a large value resistor to ground.

The audio input is intended for use in the range from 1μA @ 94dB SPL to about 10μA @ 94dB SPL. With biasing resistors R1 and R2 equal to 1kΩ, this requires microphones with sensitivity between about –40dBV and –60dBV.

Table 21 lists the possible voltage and current setting in iWRAP for the MIC_BIAS.

<table>
<thead>
<tr>
<th>Setting in iWRAP</th>
<th>Voltage (V)</th>
<th>Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1.71</td>
<td>0.200</td>
</tr>
<tr>
<td>1</td>
<td>1.76</td>
<td>0.280</td>
</tr>
<tr>
<td>2</td>
<td>1.82</td>
<td>0.340</td>
</tr>
<tr>
<td>3</td>
<td>1.87</td>
<td>0.420</td>
</tr>
<tr>
<td>4</td>
<td>1.95</td>
<td>0.480</td>
</tr>
<tr>
<td>5</td>
<td>2.02</td>
<td>0.530</td>
</tr>
</tbody>
</table>

Figure 17: Microphone connection to audio input
<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>2.10</td>
<td>0.610</td>
</tr>
<tr>
<td>7</td>
<td>2.18</td>
<td>0.670</td>
</tr>
<tr>
<td>8</td>
<td>2.32</td>
<td>0.750</td>
</tr>
<tr>
<td>9</td>
<td>2.43</td>
<td>0.810</td>
</tr>
<tr>
<td>A</td>
<td>2.56</td>
<td>0.860</td>
</tr>
<tr>
<td>B</td>
<td>2.69</td>
<td>0.950</td>
</tr>
<tr>
<td>C</td>
<td>2.90</td>
<td>1.000</td>
</tr>
<tr>
<td>D</td>
<td>3.08</td>
<td>1.090</td>
</tr>
<tr>
<td>E</td>
<td>3.33</td>
<td>1.140</td>
</tr>
<tr>
<td>F</td>
<td>3.57</td>
<td>1.230</td>
</tr>
</tbody>
</table>

Table 21: MIC_BIAS settings in iWRAP

10.1.4 Line Input

Line input mode is selected by setting the ADC preamplifier off (see chapter 10.1.1). In the line input mode the input impedance varies from 6k to 30 kohm depending on the gain setting.

Figure 18 and Figure 19 show examples of line input connection with WT32i. The maximum line level rms voltage can vary from 0.3 up to 1.6 Vrms depending on the application, while the maximum for WT32i is 0.4Vrms (0.8Vrms differential). Thus it may be necessary to use a voltage divider (R1 and R2) at the input to attenuate the incoming signal. C1 and C2 are typically 1uF ceramic X7R or film type capacitors.

It is a good practice to place a LC (22nH + 15pF) filter close to each input to filter out any RF noise that might couple to the audio traces.

![Figure 18: Single ended line input example](image-url)
10.1.5 Output Stage

The output stage digital circuitry converts the signal from 16-bit per sample, linear PCM of variable sampling frequency to bit stream, which is fed into the analogue output circuitry. The output stage circuit comprises a DAC with gain setting and class AB output stage amplifier.

The output is available as a differential signal between AUDIO_OUT_N_LEFT and AUDIO_OUT_P_LEFT for left channel and AUDIO_OUT_N_RIGHT and AUDIO_OUT_P_RIGHT for right channel.

The output stage is capable of driving a speaker directly when its impedance is at least 16Ω.

Figure 20 show an example of differentially connected speaker and Figure 21 show an example of speaker connected single-ended. Differential (balanced) connection provides perfect common mode rejection ratio with effectively 3 dB higher amplitude so it is recommended to use differential signaling always when possible.
Figure 20: Differentially connected speaker

Figure 21: Single-ended speaker connection
10.1.6 Mono Operation

Mono operation is a single-channel operation of the stereo codec. The left channel represents the single mono channel for audio in and audio out. In mono operation the right channel is the auxiliary mono channel that may be used in dual mono channel operation. Dual mono feature is FW dependent and iWRAP does not generally support it.

10.1.7 Side Tone

In some applications it is necessary to implement side tone. This involves feeding an attenuated version of the microphone signal to the earpiece. The WT32i codec contains side tone circuitry to do this. There is no iWRAP support for the side tone but the side tone is configurable through PS Keys. To implement a side tone, either the PS setting has to be programmed for each module separately or ask for modules with custom FW with appropriate settings.

The side tone hardware is configured through the following PS Keys:

- PSKEY_SIDE_TONE_ENABLE
- PSKEY_SIDE_TONE_GAIN
- PSKEY_SIDE_TONE_AFTER_ADC
- PSKEY_SIDE_TONE_AFTER_DAC

10.2 PCM Interface

The audio PCM interface supports continuous transmission and reception of PCM encoded audio data over Bluetooth.

PCM is a standard method used to digitise audio, particularly voice, for transmission over digital communication channels. Through its PCM interface, WT32i has hardware support for continual transmission and reception of PCM data, so reducing processor overhead. WT32i offers a bidirectional digital audio interface that routes directly into the baseband layer of the on-chip firmware. It does not pass through the HCI protocol layer.

Hardware on WT32i allows the data to be sent to and received from a SCO connection.

Using HCI FW up to 3 SCO connections can be supported by the PCM interface at any one time. However iWRAP supports only 1 SCO connection at a time.

WT32i can operate as the PCM interface master generating PCM_SYNC and PCM_CLK or as a PCM interface slave accepting externally generated PCM_SYNC and PCM_CLK. WT32i is compatible with various clock formats, including Long Frame Sync, Short Frame Sync and GCI timing environments.

WT32i supports 13-bit or 16-bit linear, 8-bit μ-law or A-law companded sample formats, and can receive and transmit on any selection of 3 of the first four slots following PCM_SYNC. The PCM configuration options are enabled by setting the PS Key PSKEY_PCM_CONFIG32. Please contact Bluegiga technical support for details about the PCM configuration.

10.3 I2S Interface

The digital audio interface supports the industry standard formats for I²S, left-justified or right justified. The interface shares the same pins as the PCM interface, which means each audio bus is mutually exclusive in its usage. The internal representation of audio samples within WT32i is 16-bit and data on SD_OUT is limited to 16-bit per channel.

WT32i is not capable of generating the master clock for I²S, so when configured as a master, it can only be used with a codec that is capable of producing the master clock from the SCK.
Figure 22: I2S scheme for WT32i

<table>
<thead>
<tr>
<th>Bit</th>
<th>Mask</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>D[0]</td>
<td>0x0001</td>
<td>CONFIG_JUSTIFY_FORMAT</td>
<td>0 for left justified, 1 for right justified.</td>
</tr>
<tr>
<td>D[1]</td>
<td>0x0002</td>
<td>CONFIG_LEFT_JUSTIFY_DELAY</td>
<td>For left justified formats: 0 is MSB of SD data occurs in the first SCLK period following WS transition. 1 is MSB of SD data occurs in the second SCLK period.</td>
</tr>
<tr>
<td>D[2]</td>
<td>0x0004</td>
<td>CONFIG_CHANNEL_POLARITY</td>
<td>For 0, SD data is left channel when WS is high. For 1 SD data is right channel.</td>
</tr>
<tr>
<td>D[3]</td>
<td>0x0008</td>
<td>CONFIG_AUDIO_ATTEN_EN</td>
<td>For 0, 17-bit SD data is rounded down to 16bits. For 1, the audio attenuation defined in CONFIG_AUDIO_ATTEN is applied over 24bits with saturated rounding. Requires CONFIG_16_BIT_CROP_EN to be 0.</td>
</tr>
<tr>
<td>D[7:4]</td>
<td>0x00F0</td>
<td>CONFIG_AUDIO_ATTEN</td>
<td>Attenuation in 6dB steps.</td>
</tr>
<tr>
<td>D[9:8]</td>
<td>0x0300</td>
<td>CONFIG_JUSTIFY_RESOLUTION</td>
<td>Resolution of data on SD_IN, 00=16bit, 01=20bit, 10=24bit, 11=Reserved. This is required for right justified format and with left justified LSB first.</td>
</tr>
<tr>
<td>D[10]</td>
<td>0x0400</td>
<td>CONFIG_16_BIT_CROP_EN</td>
<td>For 0, 17-bit SD_IN data is rounded down to 16bits. For 1 only the most significant 16bits of data are received.</td>
</tr>
</tbody>
</table>

Table 22: PSKEY_DIGITAL_AUDIO_CONFIG
Figure 23: Digital Audio Interface Modes

10.4 IEC 60958 Interface

The IEC 60958 interface is a digital audio interface that uses bi-phase coding to minimize the DC content of the transmitted signal and allows the receiver to decode the clock information from the transmitted signal. The IEC 60958 specification is based on the 2 industry standards:

- AES/EBU
- Sony and Philips interface specification SPDIF

The interface is compatible with IEC 60958-1, IEC 60958-3 and IEC 60958-4.

The SPDIF interface signals are SPFDF_IN and SPFDF_OUT and are shared no the PCM interface pins. The input and output stages of the SPDIF pins can interface to:

- 75Ω coaxial cable with an RCA connector, see Figure 24
- An optical link that uses Toslink optical components
Figure 24: Example circuit for SPDIF interface (co-axial)

Silicon Labs
11 Design Guidelines

This chapter shows briefly the most important points to consider when making a design with WT32i. Please refer to the DKWT32i datasheet for detailed description of the development board design.

11.1 Audio Layout Guide

11.1.1 EMC Considerations

To avoid RF noise coupling to the audio traces it is extremely important to make sure that there aren’t GND loops in the audio traces. Audio layout can not be compromised. RF noise that couples to audio signal lines usually demodulates down to audio band causing very unpleasant whining noise.

Noise couples to signals lines either through a parasitic capacitance or by coupling to a loop. The noise that couples to a loop is proportional to the area of the loop and to the electromagnetic field flowing through the loop. Thus the noise can be minimized in two ways. Minimizing the field strength flowing through the loop by placing the signal lines far from the RF source or most importantly minimize the size of the loop by keeping the trace as short as possible and making sure that the path for the return current (usually GND) is low impedance and follows the forward current all the way from start to the end. When using fully differential signals they should be routed as differential pairs, parallel and symmetrically.

![Figure 25: Noise coupling schemes](image)

11.1.2 Choosing Capacitors and Resistors

Metal film resistors have lower noise than carbon resistors which makes them more suitable for high quality audio.

Non-linearity of capacitors within the audio path will have an impact on the audio quality at the frequencies where the impedance of the capacitors become dominant. At higher frequencies the amplitude is not determined by the value of the capacitors but at the lower frequencies the impact of the capacitors will be seen.

Ceramic capacitors should be X5R or X7R type capacitors with relative high voltage rating. The higher the capacitance value, the lower is the frequency where the non-linearity will start to have an impact. Thus it is not a bad idea to select the capacitors value bigger than necessary from the frequency response point of view.

For optimal audio quality the best selection is to use film capacitors. Film capacitors have excellent linearity and they are non-polarized which makes them perfect choice for using in audio path. The drawback of film capacitors is bigger physical size and higher cost.

Figure 26 shows a modulation distortion measurement when using different type of capacitors in the audio paths. Modulation distortion measures the amount of distortion between two closely located sine waves.
difference between the different capacitors is obvious at low frequencies where the impedance of the capacitor is dominant.

Figure 26: Modulation distortion with different type of capacitors

11.2 RF Layout Guide

The chip antenna of WT32i requires only a small metal clearance area directly under the antenna. The antenna operation is dependent on the GND planes on both sides of the antenna. Minimum 15mm of GND plane must be placed on both sides of the module and the GND plane of the motherboard must reach under the edges of the module as shown in the Figure 27.
Use good layout practices to avoid excessive noise coupling to supply voltage traces or sensitive analog signal traces. If using overlapping ground planes use stitching vias separated by max 3 mm to avoid emission from the edges of the PCB. Connect all the GND pins directly to a solid GND plane and make sure that there is a low impedance path for the return current following the signal and supply traces all the way from start to the end.
A good practice is to dedicate one of the inner layers to a solid GND plane and one of the inner layers to supply voltage planes and traces and route all the signals on top and bottom layers of the PCB. This arrangement will make sure that any return current follows the forward current as close as possible and any loops are minimized.

![Diagram of typical 4-layer PCB construction](image)

**Figure 29:** Typical 4-layer PCB construction

Overlapping GND layers without GND stitching vias

Overlapping GND layers with GND stitching vias shielding the RF energy

**Figure 30:** Use of stitching vias to avoid emissions from the edges of the PCB
11.3 Example Application Schematics

470 µF capacitor is required if it is likely that the battery can be removed. If the battery is not placed and the charger is enabled, the charger will become unreliable causing damage to the module.

The charger LED will blink even if the module is not powered. However, in this case the module can not read the calibration settings and will be using the default minimum current and voltage.

Figure 31: Example schematic with on/off button, silicon microphone and stereo speakers
NOTE: Differential audio provides excellent common mode rejection and effectively doubles the amplitude. Thus it is strongly recommendable to use a differential instead of a single ended when ever possible.

During boot the diode will prevent the host pulling reset low before the internal flash has its supply voltage stabilised.

Line level input can be as high as 4.37 Vpp. Voltage divider is used to drop this down to below 1 Vpp to avoid saturation of W732 input.

Figure 32: Example schematic with single ended line input, single ended output and with on/off control from a host.
Figure 33: Example schematic for connecting external audio PA to the stereo audio output
Figure 34: Example schematic with an external I2S codec

Silicon Labs
12 Physical Dimensions

Figure 35: Physical dimensions of WT32i
Figure 36: Pin dimensions of WT32i, top view

Figure 37: Recommended PCB land pattern for WT32i
13 Soldering Recommendations

WT32i is compatible with industrial standard reflow profile for Pb-free solders. The reflow profile used is dependent on the thermal mass of the entire populated PCB, heat transfer efficiency of the oven and particular type of solder paste used. Consult the datasheet of particular solder paste for profile configurations.

Bluegiga Technologies will give following recommendations for soldering the module to ensure reliable solder joint and operation of the module after soldering. Since the profile used is process and layout dependent, the optimum profile should be studied case by case. Thus following recommendation should be taken as a starting point guide.

- Refer to technical documentations of particular solder paste for profile configurations
- Avoid using more than one flow.
- Reliability of the solder joint and self-alignment of the component are dependent on the solder volume. Minimum of 150µm stencil thickness is recommended.
- Aperture size of the stencil should be 1:1 with the pad size.
- A low residue, “no clean” solder paste should be used due to low mounted height of the component.

![Figure 38: Reference reflow profile](image-url)
14 Package

Carrier Tape Appearance and Dimensions

\[ \text{Figure 39: Carrier tape dimensions} \]

<table>
<thead>
<tr>
<th></th>
<th>A</th>
<th>B</th>
<th>W</th>
<th>F</th>
<th>E</th>
<th>P0</th>
<th>P1</th>
<th>P2</th>
<th>T</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>16.4</td>
<td>24.4</td>
<td>44</td>
<td>20.2</td>
<td>1.75</td>
<td>4.0</td>
<td>2.0</td>
<td>20</td>
<td>2.8</td>
</tr>
<tr>
<td></td>
<td>±0.1</td>
<td>±0.1</td>
<td>±0.3</td>
<td>±0.1</td>
<td>+0.1</td>
<td>±0.1</td>
<td>±0.1</td>
<td>±0.1</td>
<td>±0.1</td>
</tr>
</tbody>
</table>

NOTES:
1. sprocket hole pitch cumulative tolerance ±0.2mm.
2. Carrier camber not to exceed 1mm in 100mm
3. A and B measured on a plane 0.3mm above the bottom of the pocket
4. T measure from 0 plane on the inside bottom of the pocket to the top surface of the carrier
5. All dimensions meet EIA-481-C requirements.
6. Material: black Anti-static Polysyrene
7. Tensile strength 10^5-10^7 N/m^2

Silicon Labs

Page 55 of 63
# Reel Appearance and Dimensions

![Reel Dimensions Diagram](image)

<table>
<thead>
<tr>
<th>Location</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>W1</th>
<th>W2</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimensions</td>
<td>330</td>
<td>20.2</td>
<td>13.0</td>
<td>2.2</td>
<td>40.5</td>
<td>49.1</td>
</tr>
<tr>
<td>Tolerance</td>
<td>±0.5</td>
<td>±1</td>
<td>±0.2</td>
<td>±0.5</td>
<td>±0.1</td>
<td>±0.2</td>
</tr>
</tbody>
</table>

**NOTES:**
1. MATERIAL: HIPS, ANT-STATIC $10^{-5}$ OHM/SQ.
2. COLOR: BLUE

**Figure 40: Reel dimensions**
15 Certification Guidance for an End Product Using WT32i

15.1 Bluetooth End Product Listing

The Bluetooth SIG requires for every commercially available product implementing Bluetooth technology to be listed on the Bluetooth SIG End Product Listing (EPL).

For the details on how to make the end product listing, please refer to the Bluetooth End Product Listing Guide available in www.bluegiga.com.

15.2 CE Approval of an End-Product

When placing the CE logo to an end-product the manufacturer declares that the product is in conformity with the requirements of the R&TTE directive. The minimum requirements for placing the CE logo to an end-product are

- Declaration of Conformity signed by the manufacturer. The person who signs the DoC must be traceable
- Generation of a technical construction file including
  - Technical information about the product
  - Test reports for all the relevant standards required to demonstrate that the product meets the requirements of the R&TTE directive

The end-product manufacturer is fully responsible for the compliance of the end-product. The modules test reports can partly be used to demonstrate the compliance but typically all the radiated tests must be re-tested with the end product. All the conducted RF tests can be inherited from the modules test reports because the conducted RF characteristics are not dependent on the installation of the module.

<table>
<thead>
<tr>
<th>Standard</th>
<th>Description</th>
<th>Tested with the module</th>
<th>Test required for the end product</th>
<th>Modules test results can be inherited to the end product test report</th>
</tr>
</thead>
<tbody>
<tr>
<td>EN 300 328</td>
<td>RF emissions</td>
<td>Module fully tested</td>
<td>Radiated test cases</td>
<td>Yes (partly)</td>
</tr>
</tbody>
</table>
| EN 301 489-1  
EN 301 489-17 | EMC immunity and emissions        | Only EM field immunity tested | All the test cases relevant for the end product | No                                                             |
| EN 62479   | Human exposure to EM fields        | Not tested. The module is compliant without testing because the TX power is less than 20 mW | Evaluation required in case of multiple radios in co-location. | No                                                             |
| EN 60950   | Safety                             | Not tested because there aren't any test cases that would concern the module | Full evaluation with the end product | No                                                             |

Table 23: CE standards summary for WT32i
Note: Because all the radiated emissions must be tested with the end product in any case and because the end product manufacturer is fully responsible for the compliance of the end product, any antenna can be selected for WT32i-E, not just the antenna type that Bluegiga has used in the CE approvals.

15.3 FCC Certification of an End Product

In FCC there are three different levels of product authorization:

- **VERIFICATION**
  - Required for digital devices. The end product manufacturer verifies device to FCC rules by performing the required tests and maintains the records in case of questions

- **DECLARATION OF CONFORMITY**
  - Required for computer peripherals and receivers. The product manufacturer tests the emissions in a FCC recognized lab according to the relevant standards, maintains the records in case of questions and creates DoC which is supplied with the device. FCC logo must be placed on the product. The information about the DoC is shown in the user manual

- **CERTIFICATION**
  - Required for most of the radio products. The radio has its own FCC ID and gets listed in FCC files [https://apps.fcc.gov/oetcf/eas/reports/GenericSearch.cfm](https://apps.fcc.gov/oetcf/eas/reports/GenericSearch.cfm). The FCC ID is labeled on the product.

When using modular certified module, re-certification with the end product is not needed provided that the conditions shown in the modules grant are fulfilled. The end product manufacturer is still responsible for the DoC or the Verification of the end product as required.

The limitations and restrictions related to the modular certification of WT32i are described in the FCC grant of the module. If the conditions mentioned in the grant are met, then only labelling the end product with “Contains: QOQWT32I” is required.

If the conditions are not met, then there are three options to remove the restriction for the end product:

- **Class 2 Permissive Change**
  - Can be done either by Bluegiga or an agent authorized by Bluegiga.
  - The FCC ID of WT32i remains unchanged and the end product labelling requirements do not change

- **Change of ID**
  - Can be done by authorization of Bluegiga
  - The FCC ID of WT32i is changed.
  - The end product is labelled according to the new FCC ID of the module (“Contains: XXXYYYY”)
  - NOTE: Bluegiga will not deliver modules with custom labelling.

- **New certification of the end product**
  - Done by the end product manufacturer
  - Test reports of the module can be used to reduce the amount of testing

When using WT32i-E, only the antenna types approved with the module can be used. WT32i-E is certified with a standard 2 dBi dipole. Any other type of antenna will require authorisation either through C2PC, Change of ID or new certification.
15.3.1 Co-location with Other Transmitters

Co-location means co-transmission, not physical co-location. The radios are not considered to be in colocation when the physical separation is more than 20 cm or if the transmissions overlap less than 30 seconds.

When two or more radios are in co-location human exposure must be evaluated as the sum of TX powers from all the radios transmitting simultaneously. The FCC grant of WT32i does not allow co-location so it will require authorization through C2PC, Change of ID or a new certification.

15.4 IC Certification of an End Product

IC certification is much like FCC. In IC there are two types of product authorizations:

- Verification
- Certification

When using a modular certified WT32i all that is needed, provided that WT32i is the only radio in the design, is labelling the end product with “Contains IC: 5123ABGTWT32I”. The responsibility for the radio certification remains with Bluegiga but the end product manufacturer is still responsible for the verification of the remaining parts of the product.

Two main differences that are good to be aware of are:

- If the TX power is less than 20 mW human exposure evaluation is not required
- The test reports are valid for 1 year from the certification

15.5 MIC Japan Certification of an End Product

WT32i has MIC Japan type certification and it can be used directly in the end product without need for recertification of the end product. Currently there aren't any labelling requirements for an end product using a certified module but it is recommended to place some indication to the product that it contains certified radio module.

16 WT32i Certifications

16.1 Bluetooth

WT32i is qualified as a Bluetooth 3.0 Controller Subsystem with QDID 49552. By combining with a prequalified Host Subsystem WT32i will make a complete Bluetooth end product without any further testing.

Listing an end product will require purchasing a declaration ID from Bluetooth SIG. Declaration ID is required only for certain combination of QDID’s and it is only needed to pay once. After receiving the declaration ID, multiple products can be listed with the same combination of QDID’s under the same declaration ID. If one of the QDID’s under the Declaration ID is changed, then new declaration ID will be required.

16.2 CE

WT32i is in conformity with the essential requirements and other relevant requirements of the R&TTE Directive (1999/5/EC). The product is conformity with the following standards and/or normative documents.

- EMC (immunity only) EN 301 489-17 V2.1.1
- Radiated emissions EN 300 328 V1.8.1

Silicon Labs

16.3 FCC

WT32i complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

(1) this device may not cause harmful interference, and

(2) this device must accept any interference received, including interference that may cause undesired operation.

Any changes or modifications not expressly approved by Bluegiga Technologies could void the user’s authority to operate the equipment.

**FCC RF Radiation Exposure Statement:**

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. End users must follow the specific operating instructions for satisfying RF exposure compliance. This transmitter meets both portable and mobile limits as demonstrated in the RF Exposure Analysis. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter except in accordance with FCC multi-transmitter product procedures.

**OEM Responsibilities to comply with FCC Regulations**

The WT32i module has been certified for integration into products only by OEM integrators under the following condition:

- The transmitter module must not be co-located or operating in conjunction with any other antenna or transmitter except in accordance with FCC multi-transmitter product procedures.

As long as the two conditions above are met, further transmitter testing will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed (for example, digital device emissions, PC peripheral requirements, etc.).

**IMPORTANT NOTE:** In the event that these conditions can not be met (for certain configurations or co-location with another transmitter), then the FCC and Industry Canada authorizations are no longer considered valid and the FCC ID and IC Certification Number can not be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC and Industry Canada authorization.

**If detachable antennas are used:**

This radio transmitter has been approved by FCC to operate with a 2.7 dBi dipole antenna. Any antenna of the same type and with equal or less gain can be used with WT32i-E without retesting. Antennas of a different type or higher gain will require authorization from FCC.

**End Product Labeling**

The WT32i module is labeled with its own FCC ID. If the FCC ID is not visible when the module is installed inside another device, then the outside of the device into which the module is installed must also display a label referring to the enclosed module. In that case, the final end product must be labeled in a visible area with the following:
"Contains Transmitter Module FCC ID: QOQWT32I"

or

"Contains FCC ID: QOQWT32I"

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module or change RF related parameters in the user manual of the end product.

16.4 IC

IC Statements:

WT32i complies with Industry Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication.

End Product Labeling

The WT32i module is labeled with its own IC Certification Number. If the IC Certification Number is not visible when the module is installed inside another device, then the outside of the device into which the module is installed must also display a label referring to the enclosed module. In that case, the final end product must be labeled in a visible area with the following:

"Contains Transmitter Module IC: 5123A-BGTWT32I"

or

"Contains IC: 5123A-BGTWT32I"

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module or change RF related parameters in the user manual of the end product.

If detachable antennas are used:

This radio transmitter (identify the device by certification number, or model number if Category II) has been approved by Industry Canada to operate 2.7 dBi dipole antenna. Antenna types other than this, having a gain greater than 2.7 dBi, are strictly prohibited for use with this device.

16.4.1 IC

Déclaration d’IC :

Ce dispositif est conforme aux normes RSS exemptes de licence d’Industrie Canada. Son fonctionnement est assujetti aux deux conditions suivantes : (1) ce dispositif ne doit pas provoquer de perturbation et (2) ce
dispositif doit accepter toute perturbation, y compris les perturbations qui peuvent entraîner un fonctionnement non désiré du dispositif.

Selon les réglementations d’Industrie Canada, cet émetteur radio ne doit fonctionner qu’avec une antenne d’une typologie spécifique et d’un gain maximum (ou inférieur) approuvé pour l’émetteur par Industrie Canada. Pour réduire les éventuelles perturbations radioélectriques nuisibles à d’autres utilisateurs, le type d’antenne et son gain doivent être choisis de manière à ce que la puissance isotrope rayonnée équivalente (P.I.R.E.) n’excède pas les valeurs nécessaires pour obtenir une communication convenable.

Étiquetage du produit final
Le module WT32i est étiqueté avec sa propre identification FCC et son propre numéro de certification IC. Si l’identification FCC et le numéro de certification IC ne sont pas visibles lorsque le module est installé à l’intérieur d’un autre dispositif, la partie externe du dispositif dans lequel le module est installé devra également présenter une étiquette faisant référence au module inclus. Dans ce cas, le produit final devra être étiqueté sur une zone visible avec les informations suivantes :

« Contient module émetteur IC : 5123A-BGTWT32I »
ou
« Contient IC : 5123A-BGTWT32I »

Dans le guide d’utilisation du produit final, l’intégrateur OEM doit s’abstenir de fournir des informations à l’utilisateur final portant sur les procédures à suivre pour installer ou retirer ce module RF ou pour changer les paramètres RF.

16.5 MIC Japan
WT32i is has MIC Japan type approval with certification number 209-J00089. WT32i is certified as a module and it can be integrated into an end product without a need for additional MIC radio certification of the end product.

16.6 KCC (South-Korea)
WT32i has modular certification in South-Korea with certification ID MSIP-CRM-BGT-WT32i

16.7 Qualified Antenna Types for WT32i-E
This device has been designed to operate with a 2.7 dBi dipole antenna. Any antenna of the same type and the same or less gain can be used without additional application to FCC.
Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!