



# **EFR32 Wireless Gecko *Bluetooth*® Low Energy SoC CSP EFR32BG1 Errata**



---

This document contains information on the EFR32BG1 errata. The latest available revision of this device is revision C. Errata that have been resolved remain documented and can be referenced for previous revisions of this device. The device data sheet explains how to identify the chip revision, either from package marking or electronically. Errata effective date: September, 2020.

## 1. Errata Summary

The table below lists all known errata for the EFR32BG1 and all unresolved errata in revision C of the EFR32BG1.

**Table 1.1. Errata Overview**

Designator	Title/Problem	Workaround Exists	Exists on Revision:
			C
ADC_E202	Wait After POR or EM4S Wakeup	Yes	X
ADC_E206	PROGERRIF (Program Error Interrupt Flag) Will Not Clear	Yes	X
ADC_E207	ADC Scan Repeat Mode with APORT	No	X
ADC_E208	ADC Interrupt Flags	Yes	X
ADC_E209	ADC and PRS Triggers	Yes	X
ADC_E210	ADC with PRS and Software Triggers	Yes	X
ADC_E211	ADC Single Repeat Mode and Tailgating	No	X
ADC_E212	ADC with PRS in ASYNC Mode	Yes	X
ADC_E213	ADC KEEPINSLOWACC Mode	No	X
ADC_E214	Using ADC CHCONMODE with PRS	Yes	X
ADC_E215	ADC CHCONMODE Set to MAXRESP Causes Extra Latency	Yes	X
ADC_E216	ADC Conversion Start Delay	Yes	X
ADC_E217	Multiple CLK Mode Switches	Yes	X
ADC_E218	SINGLEACT and SCANACT Status Flags Delayed	Yes	X
ADC_E219	STOP Command Causing FIFO Corruption	Yes	X
ADC_E220	AUXHFRCO in ASYNC mode with ASYNC CLK in ASNEEDED mode	Yes	X
ADC_E221	ADC Temperature Sensor Must be Used in LOWACC Mode	Yes	X
ADC_E222	ADC EM2 Wakeup on a Comparator Match Disables EM2 Entry	Yes	X
ADC_E223	Delayed ADC Conversion or Warmup Start	Yes	X
ADC_E224	ADC Warm-Up Ready Can Cause ACMP to Not Function	Yes	X
ADC_E226	SCANSTOP Does Not Immediately Stop the Ongoing Sample	No	X
ADC_E227	New Conversion Triggers Cause Jitter to the Ongoing Conversions	No	X
ADC_E228	Limited ADC Sampling Frequency in EM2	No	X
CORE_E201	SYSTICK and an External Clock	Yes	X
DBG_E201	AUXHFRCO Debug Limitations	Yes	X
DBG_E202	Debug Access to ADC and LEUART not Functioning as Intended	No	X
DBG_E204	Debug Recovery with JTAG Does Not Work	Yes	X
DCDC_E202	Regulated DCDC Output Can Dip on EM2 Entry	No	X
DCDC_E203	Regulated DCDC Output Can Dip on EM2 Entry if not in LN Mode	Yes	X
DCDC_E205	Delay Required after Enabling the DC-DC Before Entering EM2/3/4H	Yes	X
DCDC_E206	Reset During Radio Operation With DC-DC Results in DVDD Brown Out	Yes	X

Designator	Title/Problem	Workaround Exists	Exists on Revision:
			C
EFR_E201	Bit Access Not Supported for Low Energy Peripherals	Yes	X
EFR_E202	Read-Clear Access for LETIMER0 and RTCC Interrupts	Yes	X
EMU_E201	High Temperature Operation	Yes	X
EMU_E204	Restrictions Writing TEMPHIGH and TEMPLOW	Yes	X
EMU_E205	Restrictions Reading TEMP	Yes	X
EMU_E207	GPIO State can be Lost During EM4 Recovery	Yes	X
EMU_E208	Occasional Full Reset After Exiting EM4H	Yes	X
EMU_E209	Potential EM2 Lock-up when using IDAC or the Debugger with the LDMA	Yes	X
EMU_E210	Potential Power-Down When Entering EM2	Yes	X
EMU_E215	Device May Brown Out After Energy Mode Transition	Yes	X
EMU_E216	EM4H I/O Retention Cannot Be Disabled	Yes	X
FLASH_E201	Potential Program Failure after Power On	Yes	X
IDAC_E201	IDAC CURSTABLE Bit Not Reliable	Yes	X
I2C_E201	I2C ABORT Command	Yes	X
I2C_E202	Race Condition Between Start Detection and Timeout	Yes	X
I2C_E203	I2C Received Data Can be Shifted	Yes	X
I2C_E205	Go Idle Bus Idle Timeout Does Not Bring Device to Idle State	Yes	X
I2C_E206	Slave Holds SCL Low After Losing Arbitration	Yes	X
I2C_E207	I2C Fails to Indicate New Incoming Data	Yes	X
LEUART_E201	Restrictions Setting TXDMAWU/RXDMAWU of LEUARTn_CTRL	Yes	X
RMU_E201	CTRL Register Reset on All Resets	Yes	X
RMU_E202	External Debug Access Not Available After Watchdog or Lockup Full Reset	Yes	X
RTCC_E201	RTCC Does Not Support Compare/Capture Wrap with Prescaler	Yes	X
RTCC_E202	RTCC Triggers to LETIMER Not Safe	Yes	X
RTCC_E203	Potential Stability Issue with RTCC Registers	Yes	X
TIMER_E201	Timer in Input Capture Mode Can Stop Counting	Yes	X
TIMER_E202	Continuous Overflow and Underflow Interrupts in Quadrature Counting Mode	Yes	X
USART_E202	Incorrect 8-bit Timer Operation in Asynchronous Mode	No	X
USART_E203	DMA Can Miss USART Receive Data in Synchronous Mode	Yes	X
USART_E204	IrDA Modulation and Transmission of PRS Input Data	Yes	X
USART_E205	Possible Data Transmission on Wrong Edge in Synchronous Mode	Yes	X
USART_E206	Additional SCLK Pulses Can Be Generated in USART Synchronous Mode	Yes	X
WDOG_E201	Clear Command is Lost Upon EM2 Entry	Yes	X

## 2. Current Errata Descriptions

### 2.1 ADC\_E202 – Wait After POR or EM4S Wakeup

<b>Description of Errata</b>
Attempting to take an ADC sample too soon after POR or EM4S wakeup can result in an erroneous sample being returned by the ADC.
<b>Affected Conditions / Impacts</b>
ADC can return erroneous sample data.
<b>Workaround</b>
After POR or EM4S wakeup, users must wait 150 $\mu$ s before starting and using the ADC.
<b>Resolution</b>
There is currently no resolution for this issue.

### 2.2 ADC\_E206 – PROGERRIF (Program Error Interrupt Flag) Will Not Clear

<b>Description of Errata</b>
If an invalid selection is made on APORT via POSSEL or NEGSEL by selecting both POSSEL and NEGSEL on the X bus or both on the Y bus, then PROGERRIF will set to 1. If this is followed by a valid internal selection (POSSEL set to AVDD and NEGSEL set to VSS), the PROGERRIF flag will remain 1, even though the selection is valid. This PROGERRIF flag can only be cleared by first making a valid selection of the APORT channels, then moving to an internal selection.
<b>Affected Conditions / Impacts</b>
If firmware attempts to clear the PROGERRIF error condition by selecting a valid non-APORT channel, the PROGERRIF bit will remain set to 1 even after firmware attempts to clear the flag.
<b>Workaround</b>
Firmware can clear the flag by first making a valid selection on POSSEL/NEGSEL to an APORT channel before moving to an internal selection.
<b>Resolution</b>
There is currently no resolution for this issue.

### 2.3 ADC\_E207 – ADC Scan Repeat Mode with APORT

<b>Description of Errata</b>
If Scan repeat mode is enabled, then the ADC sets the correct APORT settings only on the first scan sequence conversion. APORT settings are cleared for all subsequent scan sequence conversions.
<b>Affected Conditions / Impacts</b>
Scan repeat mode does not work with the APORT.
<b>Workaround</b>
There is no known workaround for this issue.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.4 ADC\_E208 – ADC Interrupt Flags

<b>Description of Errata</b>
The SCANCMP and SINGLECMP interrupt flags in ADCn_IF are not clearable in certain scenarios. These interrupts can trigger multiple times on the same event if the event conditions are not cleared before clearing the interrupt flags.
<b>Affected Conditions / Impacts</b>
Multiple SCANCMP or SINGLECMP interrupts can occur from the same source.
<b>Workaround</b>
Once an interrupt is received, either disable the compare logic (clear CMPEN in ADCn_SINGLECTRL or ADCn_SCANCTRL) or clear the FIFO (using ADCn_SINGLEFIFOCLEAR or ADCn_SCANFIFOCLEAR) before clearing the interrupt flags.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.5 ADC\_E209 – ADC and PRS Triggers

<b>Description of Errata</b>
Scan conversions may become dependent on Single triggers, and vice versa. If both Scan and Single channel mode are set to PRS Timed mode and both Scan and Single triggers are high at the same time before the approximation phase has started, the conversion is halted until both PRS triggers occur.
<b>Affected Conditions / Impacts</b>
A Scan conversion can end up waiting for a Single PRS trigger to go low before it starts the approximation phase, even if the Scan PRS trigger has already gone low, and vice versa.
<b>Workaround</b>
Do not set both ADC Single and Scan to use PRS Timed mode at the same time. Alternatively, if they are both set to use PRS Timed mode simultaneously, ensure that both PRS timed pulses are never high at the same time.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.6 ADC\_E210 – ADC with PRS and Software Triggers

<b>Description of Errata</b>
<p>Software triggered conversions are affected if the ADC is set to use PRS Timed mode, even when PRSEN is 0. If PRS Timed mode is selected using PRSMODE in ADCn_SCANCTRLX, regardless of what is set in PRSEN:</p> <ol style="list-style-type: none"> <li>1. All channels in the scan sequence (except the first one) experience an additional 2 raw ADC_CLK cycle latency in the conversion. The same 2-cycle latency will be experienced in all subsequent conversions in repeat mode and conversions done due to oversampling in both single and scan mode.</li> <li>2. If the software triggers a conversion and a PRS pulse comes in before the conversion has passed the acquisition phase, the software-triggered conversion will stall and wait for the PRS pulse to go low before starting the approximation phase.</li> </ol>
<b>Affected Conditions / Impacts</b>
<p>When using the PRS Timed mode with ADC scan, the overall scan conversion time will be longer than expected by:</p> <p>Extra ADC_CLK Cycles = <math>2 \times (\text{number of channels scanned} - 1)</math></p> <p>In addition, 1 MSPS sampling will not be reachable with a software trigger, and software triggers may experience a dependency on the PRS triggers.</p>
<b>Workaround</b>
<p>There is currently no workaround for extra clocks generated by PRS Timed mode. When doing software triggered conversions, do not select PRS Timed mode in PRSMODE.</p>
<b>Resolution</b>
<p>There is currently no resolution for this issue.</p>

## 2.7 ADC\_E211 – ADC Single Repeat Mode and Tailgating

<b>Description of Errata</b>
<p>If the ADC Single repetitive mode is enabled using REP in ADCn_SINGLECTRL and tailgating is enabled by setting TAILGATE in ADCn_CTRL, then the ADC waits for first Scan conversion. Once that completes, a Single conversion starts, but it is stopped by the ADC before it is complete.</p>
<b>Affected Conditions / Impacts</b>
<p>Single repeat mode does not work with tailgating enabled.</p>
<b>Workaround</b>
<p>There is currently no workaround for this issue.</p>
<b>Resolution</b>
<p>There is currently no resolution for this issue.</p>

## 2.8 ADC\_E212 – ADC with PRS in ASYNC Mode

<b>Description of Errata</b>
<p>The ADC is currently documented as an asynchronous PRS producer. However, when the ADC is setup in ASYNC mode (ADCCLKMODE in ADCn_CTRL is set to ASYNC), the PRS outputs are no longer synchronous to the HPPERCLK.</p>
<b>Affected Conditions / Impacts</b>
<p>The ADC PRS outputs will not be properly synchronized when the ADC is in ASYNC mode.</p>
<b>Workaround</b>
<p>Use the ADC PRS outputs only when the ADC is setup to use SYNC mode (ADCCLKMODE in ADCn_CTRL is set to SYNC).</p>
<b>Resolution</b>
<p>There is currently no resolution for this issue.</p>

**2.9 ADC\_E213 – ADC KEEPINSLOWACC Mode**

<b>Description of Errata</b>
When WARMUP-MODE in ADCn_CTRL is set to KEEPINSLOWACC, the ADC does not track the input voltage. Also, the ADC keeps the input muxes closed even during channel switching, making it not recommended to operate the ADC in KEEPINSLOWACC mode.
<b>Affected Conditions / Impacts</b>
KEEPINSLOWACC warmup mode does not function properly.
<b>Workaround</b>
There is currently no workaround for this issue.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.10 ADC\_E214 – Using ADC CHCONMODE with PRS**

<b>Description of Errata</b>
When CHCONMODE in ADCn_CTRL is set MAXRESP, the ADC does not work with PRS Timed mode.
<b>Affected Conditions / Impacts</b>
If the PRS pulse is longer than the ADC acquisition time, the input mux select lines are switched during the acquisition phase, causing the results to no longer be usable.
<b>Workaround</b>
PRS Timed mode should not be used with CHCONMODE in ADCn_CTRL set to MAXRESP.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.11 ADC\_E215 – ADC CHCONMODE Set to MAXRESP Causes Extra Latency**

<b>Description of Errata</b>
Setting CHCONMODE in ADCn_CTRL to MAXRESP introduces 7 extra raw ADC_CLK cycles of latency between scan conversions in a sequence.
<b>Affected Conditions / Impacts</b>
The 7 raw ADC_CLK cycles of extra latency impacts the time the sample is taken.
<b>Workaround</b>
Use CHCONMODE set to MAXSETTLE in order to avoid the extra latency.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.12 ADC\_E216 – ADC Conversion Start Delay

<b>Description of Errata</b>
If CONVSTARTDELAYEN in both SINGLECTRLX and SCANCTRLX registers are set to 1, the ADC will look at CONVSTARTDELAY value set in SINGLECTRLX register regardless of the conversion type (SCAN or SINGLE). If a SCAN conversion is triggered in this scenario, the conversion will be delayed for the value specified in SINGLECTRLX. In all other cases, the ADC behaves as expected.
<b>Affected Conditions / Impacts</b>
Enabling both SINGLE and SCAN conversion start delay can result in unexpected behavior if the delay selection in the SINGLE and SCAN registers is different.
<b>Workaround</b>
If different CONVSTARTDELAY values are desired for SCAN and SINGLE, do not keep both SINGLE CONVSTARTDELAY and SCAN CONVSTARTDELAY enabled at the same time.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.13 ADC\_E217 – Multiple CLK Mode Switches

<b>Description of Errata</b>
This issue can be encountered if the ADC clock (CLK) mode switches between asynchronous (ASYN) and synchronous (SYNC) while data is being read. Specifically, this issue can occur if ADC operates in ASYN mode with converted data being read, then some conversions are done in SYNC mode before being switched back to ASYN mode again. FIFOCOUNT may show the wrong value when read in ASYN mode after the last clock mode switch. Note that the recommended procedure for switching CLK modes should always be followed.
<b>Affected Conditions / Impacts</b>
An unexpected value may be read from FIFOCOUNT registers.
<b>Workaround</b>
When switching from SYNC to ASYN mode more than once, clear the FIFOs using FIFOCLEAR before and after the CLK mode switch.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.14 ADC\_E218 – SINGLEACT and SCANACT Status Flags Delayed

<b>Description of Errata</b>
Once the SINGELSTART/SCANSTART commands are issued, it takes a few cycles before the ADC SINGLEACT/SCANACT status flags are set.
<b>Affected Conditions / Impacts</b>
The status flags cannot be checked right after the conversion start commands are issued.
<b>Workaround</b>
Firmware that wants to check when a conversion has started after sending a software trigger will need to wait until the corresponding status flag (SINGELACT/SCANACT) goes high before proceeding.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.15 ADC\_E219 – STOP Command Causing FIFO Corruption**

<b>Description of Errata</b>
If a single or scan conversion is running and a software STOP command is issued, the conversion should stop immediately and the result should be discarded (no FIFO updates should happen). Currently in the ADC, if a single (scan) conversion is stopped by a software STOP command and there is a scan (single) conversion pending, then the conversion will incorrectly continue and the result will be used to update the FIFO.
<b>Affected Conditions / Impacts</b>
Issuing the STOP command can have two different effects.  If the command is sent during a conversion, the effect will be immediate if no other conversion is pending. The immediate effect means stopping the on-going conversion and discarding the current sample.  If the command is sent during a conversion, the on-going conversion will finish and the current sample will be saved into the corresponding FIFO. This means that the single conversion will fully finish regardless of the ADC mode (e.g., if in the oversampling mode, the full oversampling will be executed, or if in the repetition mode, the current conversion will finish and then the repetition mode for single will be disabled). Additionally, the scan conversion will fully finish conversion of the current channel, but it will not finish the whole scan sequence (regardless of the ADC mode). In the last case, the scan FIFO will be updated with the data from channels converted so far.
<b>Workaround</b>
If using the STOP command, the effect will be immediate if no scan triggers were pending during the single conversion and vice versa.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.16 ADC\_E220 – AUXHFRCO in ASYNC mode with ASYNC CLK in ASNEEDED mode**

<b>Description of Errata</b>
ADC sampling in the ASYNC ASNEEDED mode when running from the AUXHFRCO can temporarily upset voltage references used in certain analog components. This issue effects the BOD trip point, DCDC voltage accuracy, ACMP reference accuracy, IDAC output current accuracy, and low voltage digital supply voltage accuracy.
<b>Affected Conditions / Impacts</b>
If the ADC is being used in ASYNC mode with AUXHFRCO, ASYNC CLK cannot be used in ASNEEDED mode.
<b>Workaround</b>
If the ADC is being used in ASYNC mode with AUXHFRCO, ASYNC CLK must be set to ALWAYS ON mode.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.17 ADC\_E221 – ADC Temperature Sensor Must be Used in LOWACC Mode**

<b>Description of Errata</b>
The ADC temperature sensor used in HIGHACC mode can temporarily upset voltage references used in certain analog components. This issue affects the BOD trip point, DCDC voltage accuracy, ACMP reference accuracy, IDAC output current accuracy, and low voltage digital supply voltage accuracy.
<b>Affected Conditions / Impacts</b>
If the ADC is being used to take a reading from its internal temperature sensor, ADCn_BIASPROG.GPBIASACC = 0 cannot be used.
<b>Workaround</b>
Use ADCn_BIASPROG.GPBIASACC = 1 when taking temperature measurements.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.18 ADC\_E222 – ADC EM2 Wakeup on a Comparator Match Disables EM2 Entry**

<b>Description of Errata</b>
If the ADC wakes up the system from EM2 on a comparator flag match (CMPEN must be set in SINGLECTRL/SCANCTRL), the wake-up handler will not be able to clear this EM2 wakeup request. This results in the core immediately exiting EM2 on subsequent EM2 entry.
<b>Affected Conditions / Impacts</b>
Systems using the ADC comparator flag match may not be able to enter EM2.
<b>Workaround</b>
To clear the wakeup request, the wakeup handler must do one of the following: <ul style="list-style-type: none"> <li>• Disable CMPEN in the SINGLECTRL/SCANCTRL register.</li> <li>• Reset the ADC FIFO.</li> <li>• Continue performing conversions until an incoming conversion does not pass the CMP threshold set in CMPTHR.</li> </ul> When one of these conditions has been met, the comparator can be re-enabled (if it was disabled) and the core can enter EM2.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.19 ADC\_E223 – Delayed ADC Conversion or Warmup Start**

<b>Description of Errata</b>
<p>When a new conversion trigger is received from PRS or a software start, the ADC is expected to either:</p> <ol style="list-style-type: none"> <li>1. Immediately start warmup (if ADCn_CTRL_WARMUPMODE is set to NORMAL, KEEPINSTANDBY, or KEEPINSLOWACC).</li> <li>2. Immediately start the conversion (if in KEEPADCWARM warmup mode).</li> </ol> <p>This expected behavior does not occur if the ADC prescaler (ADCn_CTRL_PRESC) is set to a non-zero value, as the start of the ADC warmup or conversion gets delayed by the number of ADC clock cycles specified by the PRESC field.</p>
<b>Affected Conditions / Impacts</b>
Systems using the ADC clock prescaler will see a delay after a start-of-conversion or start-of-warmup trigger and the actual conversion or warmup sequence.
<b>Workaround</b>
For systems that cannot tolerate a delay between the start-of-conversion and actual conversion or before ADC warmup, set ADCn_CTRL_PRESC to 0 and use the prescalars in the CMU to prescale the incoming ADC_CLK.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.20 ADC\_E224 – ADC Warm-Up Ready Can Cause ACMP to Not Function**

<b>Description of Errata</b>
<p>The ACMP module uses the warm-up timing module in the ADC to determine when the peripherals are ready for use. However, if the ADC is enabled first, this timing module can fail to properly handshake with a low probability, causing the ACMP module to never finish warming up. The ADC is not affected by this issue and will always be available after it is enabled.</p>
<b>Affected Conditions / Impacts</b>
Systems using the ACMP module in conjunction with the ADC can see intermittent failures where these modules do not operate.
<b>Workaround</b>
To work around this issue, enable the ACMP module before enabling the ADC. This will ensure the handshaking logic between the ADC and other modules functions correctly.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.21 ADC\_E226 – SCANSTOP Does Not Immediately Stop the Ongoing Sample**

<b>Description of Errata</b>
The stop behavior of conversions differs between scan mode (SCANSTOP in ADCn_CMD) or single conversion mode (SINGLESTOP in ADCn_CMD).  <ol style="list-style-type: none"> <li>1. If the SINGLESTOP command is sent during a single conversion, the effect will be immediate if no other conversion is pending. In this case, the ADC immediately stops the on-going conversion and discards the current sample.</li> <li>2. If the SCANSTOP command is sent during a scan conversion, the on-going conversion will finish and the current sample will be saved into the corresponding FIFO. If oversampling mode is enabled (RES in ADCn_SCANCTRL set to OVS), the full oversampling will be completed for this sample. If in repetition mode (REP in ADCn_SCANCTRL set to 1), the current conversion will finish and then the repetition mode for the single channel will be disabled. Once the current conversion completes, the rest of the scan sequence aborts.</li> </ol>
<b>Affected Conditions / Impacts</b>
Systems issuing a SCANSTOP command to the ADC may see an additional conversion in scan mode.
<b>Workaround</b>
There is currently no workaround for this issue.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.22 ADC\_E227 – New Conversion Triggers Cause Jitter to the Ongoing Conversions**

<b>Description of Errata</b>
In some cases, an ADC conversion can take one conversion clock longer in the worst case if a new conversion trigger occurs while another conversion is ongoing. The results of the conversion are unaffected.
<b>Affected Conditions / Impacts</b>
Systems issuing conversion triggers while conversions are ongoing may see slightly longer conversion times.
<b>Workaround</b>
There is currently no workaround for this issue.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.23 ADC\_E228 – Limited ADC Sampling Frequency in EM2**

<b>Description of Errata</b>
ADC FIFO overflows occur at frequencies that are much lower than the ADC's maximum theoretical sampling rate.
<b>Affected Conditions / Impacts</b>
ADC sampling frequency is reduced in EM2.
<b>Workaround</b>
There is currently no workaround for this issue.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.24 CORE\_E201 – SYSTICK and an External Clock

<b>Description of Errata</b>
The core allows two different clock sources for the SysTick counter. The first one is the core free-running clock, which operates correctly. The second source uses the 32 kHz from the RTCC. This pulse width of this clock is not wide enough, which results in missed SysTick counts.
<b>Affected Conditions / Impacts</b>
Firmware should not use the external clock source for the SysTick counter.
<b>Workaround</b>
Use the core free-running clock for the SysTick, which is the default selection.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.25 DBG\_E201 – AUXHFRCO Debug Limitations

<b>Description of Errata</b>
The AUXHFRCO is the default debug clock, set by DBG in CMU_DBGCLKSEL. Using AUXHFRCO as the debug clock while entering EM2 has the potential of corrupting the system, causing some registers in the TPIU to not retain their value.
<b>Affected Conditions / Impacts</b>
Firmware should not use the AUXHFRCO as the debug clock while entering EM2.
<b>Workaround</b>
When using AUXHFRCO as the debug clock, it must be stopped before entering the EM2 power mode. Alternatively, select another clock source as the debug clock before entering EM2.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.26 DBG\_E202 – Debug Access to ADC and LEUART not Functioning as Intended

<b>Description of Errata</b>
ADC and LEUART registers that have a side-effect during a read access (i.e., LEUART_RXDATA or other registers that pop data read) continue to execute triggered actions when an attached debugger is performing read accesses. The intended behavior is to halt execution of pop actions when a debugger is attached.
<b>Affected Conditions / Impacts</b>
Some ADC and LEAURT registers will pop data from their respective buffers on read accesses from the debugger.
<b>Workaround</b>
The user needs to be aware that while debugging, reads via the debugger have the same affect as reads by the CPU during normal mode for these registers. To avoid the debugger triggering a data pop from the buffer, the user should avoid setting a memory window over the actionable register(s), as the reads to fetch the data for the debugger memory view would trigger the data pop from the buffer.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.27 DBG\_E204 – Debug Recovery with JTAG Does Not Work**

<b>Description of Errata</b>
The debug recovery algorithm of holding down pin reset, issuing a System Bus Stall AAP instruction, and releasing the reset pin does not work when using the JTAG debug interface. When using the JTAG debug interface, the core will continue to execute code as soon as the reset pin is released.
<b>Affected Conditions / Impacts</b>
The debug recovery sequence will not work when using the JTAG debug interface.
<b>Workaround</b>
Use the Serial Wire debug interface to implement the debug recovery sequence.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.28 DCDC\_E202 – Regulated DCDC Output Can Dip on EM2 Entry**

<b>Description of Errata</b>
The regulated output on DVDD, when using the DCDC, can dip up to 4% during EM2 entry.
<b>Affected Conditions / Impacts</b>
External components operating from DVDD, when regulated by the DCDC, may suffer a depressed supply by up to 4%, which can last approximately 1 ms. Operation of the device is not affected when this occurs.
<b>Workaround</b>
There is currently no workaround for this issue.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.29 DCDC\_E203 – Regulated DCDC Output Can Dip on EM2 Entry if not in LN Mode**

<b>Description of Errata</b>
The regulated output on DVDD, when using the DCDC, can dip up to approximately 9% during EM2 entry if the DCDC has not completed a transition into LN mode. Note that if a switch to LN mode completes prior to entry to EM2, the DCDC can exhibit the behavior described in <a href="#">DCDC_E202</a> .
<b>Affected Conditions / Impacts</b>
External components operating from DVDD, when regulated by the DCDC, may suffer a depressed supply by up to approximately 9%, which can last approximately 1 ms. A BOD reset of the device is possible, but unlikely.
<b>Workaround</b>
Firmware should wait to see LNRUNNING set after initiating a transition of the DCDC into LN mode, before attempting to enter EM2. This workaround is included in v5.0.0 or later of the Gecko SDK.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.30 DCDC\_E205 – Delay Required after Enabling the DC-DC Before Entering EM2/3/4H

<b>Description of Errata</b>
The DC-DC hardware state machine may malfunction if the device transitions to EM2, EM3, or EM4H before the DC-DC starts running Low Noise mode after being enabled.
<b>Affected Conditions / Impacts</b>
Systems using the DC-DC converter should wait ~300 $\mu$ s until the LNRUNNING status bit in the DCDCSTATUS register is set before transitioning to EM2, EM3, or EM4H after enabling the DC-DC converter.
<b>Workaround</b>
Firmware should wait for the DCDCLNRUNNING bit to be set in the EMU_IF register before transitioning to EM2, EM3, or EM4H after enabling the DC-DC converter.  This workaround is included in v5.1.0 or later of the Gecko SDK.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.31 DCDC\_E206 – Reset During Radio Operation With DC-DC Results in DVDD Brown Out

<p><b>Description of Errata</b></p> <p>During radio operation with the DC-DC enabled, the protocol stacks enable radio interference minimization features which change the source of the DC-DC clock to reduce the impact of the DC-DC switching frequency on the radio. When a soft reset occurs (e.g., from a Pin or WDOG), the minimal interference DC-DC clock stops, causing the DC-DC to stop switching and charging up the output voltage, which results in a brown-out on the DVDD supply. The device then resets to its default start-up DC-DC configuration with the bypass switch enabled (i.e., DVDD=VREGVDD), and execution continues.</p> <p>As a result of this sequence, the original reset cause indicated in the RMU_RSTCAUSE register will be masked by the brown-out reset (DVddbOD) flag.</p>
<p><b>Affected Conditions / Impacts</b></p> <p>Systems using the radio and DC-DC converter that are expecting to read valid results from the RMU_RSTCAUSE register for EM4RST, WDOGRST, SYSREQRST, LOCKUPRST, or EXTRST resets will see a brown-out reset event, instead.</p>
<p><b>Workaround</b></p> <p>To prevent the DVDD brown-out, firmware can immediately enable the bypass switch early in code execution. For example, in the <code>SystemInit()</code> function in <code>system_efr32xglb.c</code>, add the following lines of code:</p> <pre>BUS_RegBitWrite(&amp;EMU-&gt;DCDCCLIMCTRL, _EMU_DCDCCLIMCTRL_BYPLIMEN_SHIFT, 1); EMU-&gt;DCDCCTRL = (EMU-&gt;DCDCCTRL &amp; ~_EMU_DCDCCTRL_DCDCMODE_MASK)   emuDcdcMode_Bypass; *(volatile uint32_t *) (0x400E3074) &amp;= ~(0x1UL &lt;&lt; 0); *(volatile uint32_t *) (0x400E3060) &amp;= ~(0x1UL &lt;&lt; 28);</pre> <p>Then, add the following line at the beginning of <code>main()</code>:</p> <pre>BUS_RegBitWrite(&amp;EMU-&gt;DCDCCLIMCTRL, _EMU_DCDCCLIMCTRL_BYPLIMEN_SHIFT, 0);</pre> <p>This will disable the bypass current limit, which was enabled in the first line of the <code>SystemInit()</code> sequence. This limit prevents excessive current through the bypass when transitioning across large steps between DVDD and VDD, but consumes ~10uA of current that is no longer necessary once DVDD has ascended to near VDD.</p> <p>Additional information on the workaround and examples provided is available from the following KB article URL:</p> <p><a href="http://community.silabs.com/t5/Mesh-Knowledge-Base/DCDC-E206-Reset-During-Radio-Operation-With-DC-DC-Results-in/ta-p/193802">http://community.silabs.com/t5/Mesh-Knowledge-Base/DCDC-E206-Reset-During-Radio-Operation-With-DC-DC-Results-in/ta-p/193802</a></p> <p><b>Note:</b> This workaround may not suffice for a pin reset initiated by a button press, which may be on the order of 50-300 ms. Because the device won't come out of reset to execute the workaround until the reset button is released, the DVDD supply will discharge during the entire duration the button is pressed, which will likely result in a DVDD brown-out.</p>
<p><b>Resolution</b></p> <p>There is currently no resolution for this issue.</p>

### 2.32 EFR\_E201 – Bit Access Not Supported for Low Energy Peripherals

<b>Description of Errata</b>
Bit set and clear operations do not work properly for Low Energy Peripherals including WDOG, PCNT0, LEUART0, LETIMER0, and RTCC.
<b>Affected Conditions / Impacts</b>
To implement bit set or bit clear operations with Low Energy Peripherals, firmware must execute a read-modify-write operation address on the peripheral's registers.
<b>Workaround</b>
To implement bit set or bit clear operations with Low Energy Peripherals (WDOG, PCNT0, LEUART0, LETIMER0, and RTCC), firmware must execute a read-modify-write operation address on the peripheral's registers.
<b>Resolution</b>
There is currently no resolution for this issue.

### 2.33 EFR\_E202 – Read-Clear Access for LETIMER0 and RTCC Interrupts

<b>Description of Errata</b>
The automatic read-clear mechanism for the LETIMER0 and RTCC modules does not actually clear the module interrupts.
<b>Affected Conditions / Impacts</b>
Firmware must be written to manually clear the interrupts for the LETIMER0 and RTCC modules.
<b>Workaround</b>
Firmware must read the LETIMER0 and RTCC interrupts using the module IFS register and clear the interrupts manually by writing to the module IFC register.
<b>Resolution</b>
There is currently no resolution for this issue.

### 2.34 EMU\_E201 – High Temperature Operation

<b>Description of Errata</b>
The performance of analog peripherals at high temperatures (above 50 °C) may change over time. Firmware should periodically adjust the calibration of the analog peripherals to compensate for this behavior.
This issue affects the BOD trip point, dc-dc output voltage accuracy, ACMP reference accuracy, and IDAC output current accuracy in EM2 through EM4H power modes. This does not affect operation of these peripherals in the EM0, EM1, or EM4S power modes.
<b>Affected Conditions / Impacts</b>
The performance of analog peripherals at high temperatures may change over time.
<b>Workaround</b>
The TEMPDRV module in emdrv addresses this issue and should be included in application firmware. This module is automatically included for systems using Silicon Labs software stacks. For systems not using a Silicon Labs stack (i.e., writing code from scratch or using software examples as a starting point), firmware should include the TEMPDRV module and call the <code>TEMPDRV_Init()</code> function to improve high temperature operation (above 50 °C). The module documentation can be found in Simplicity Studio and contains more information about the firmware solution.
See application note, <a href="#">AN1027: EFR32xG1 and EFM32PG1/JG1 High-Temperature Operation</a> for more information.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.35 EMU\_E204 – Restrictions Writing TEMPHIGH and TEMPLOW**

<b>Description of Errata</b>
Writing TEMPHIGH and TEMPLOW in EMU_TEMPLIMITS at certain times can cause erroneous interrupts to occur.
<b>Affected Conditions / Impacts</b>
Writing to TEMPHIGH or TEMPLOW in EMU_TEMPLIMITS at any time may cause the TEMPHIGH and TEMPLOW interrupt flags in EMU_IF to trigger incorrectly.
<b>Workaround</b>
Firmware should only write TEMPHIGH and TEMPLOW within 250 ms of receiving a TEMPLOW, TEMPHIGH, or TEMP interrupt.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.36 EMU\_E205 – Restrictions Reading TEMP**

<b>Description of Errata</b>
Reads of TEMP in EMU_TEMP may not always return the correct value.
<b>Affected Conditions / Impacts</b>
Reading TEMP in EMU_TEMP at any time may read an incorrect value.
<b>Workaround</b>
Firmware should restrict its reading of TEMP to the following scenarios: <ol style="list-style-type: none"> <li>1. Read the TEMP field multiple times until the same value is returned in two consecutive reads.</li> <li>2. Read TEMP within 250 ms of receiving a TEMPLOW, TEMPHIGH, or TEMP interrupt.</li> </ol>
<b>Resolution</b>
There is currently no resolution for this issue.

**2.37 EMU\_E207 – GPIO State can be Lost During EM4 Recovery**

<b>Description of Errata</b>
Firmware can configure the I/O state to be retained when exiting EM4 by setting EM4IORETMODE in EMU_EM4CTRL. The desired behavior is that firmware can restore the state of the I/Os in EM0 after exit from EM4 via reset while the I/O state is maintained. It is possible for a GPIO saving a non-5 V tolerant (non-OVT) configuration pull-down configuration to lose the pull-down state if 5 V (OVT) tolerance is disabled using GPIO_Px_OVTDIS before restoring the pull-down configuration.
<b>Affected Conditions / Impacts</b>
Restoring the GPIO after an EM4 wakeup improperly can result in the I/O pull-down configuration being lost.
<b>Workaround</b>
The loss of the pull-down state can be avoided by re-enabling the pull-down before disabling the Over Voltage Tolerance for a GPIO using GPIO_Px_OVTDIS.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.38 EMU\_E208 – Occasional Full Reset After Exiting EM4H**

<b>Description of Errata</b>
Exiting EM4H may occasionally cause a full reset causing loss of RTCC counters and result in longer wakeup times on the order of power-on wakeup times.
<b>Affected Conditions / Impacts</b>
When waking up from EM4H, the system does not wait long enough for the BODs to settle before enabling it as a reset source. Even if the power is stable on DECOUPLE, AVDD, or DVDD, the part may see a BOD reset. The reset is reflected in the RESETCAUSE register.
<b>Workaround</b>
The work around is to disable the BOD prior to EM4H entry. This work around is automatically implemented when the <code>EMU_EnterEM4()</code> function is called in the Gecko SDK (versions v4.4.0 or later).
<pre>__disable_irq(); *(volatile uint32_t *) (EMU_BASE + 0x190) = 0x0000ADE8UL; *(volatile uint32_t *) (EMU_BASE + 0x198)  = (0x1UL &lt;&lt; 7);</pre>
The BODs will automatically be enabled after EM4H wakeup, but disabling the BOD will also result in disabling the EM4BOD protection. POR reset will still be valid. This work around is not needed for EM4S.
<b>Note:</b> Use the <code>RMU_ResetCauseGet()</code> function in <code>emlib</code> on EM4 wakeup to differentiate between a BOD reset and EM4RST. For Gecko SDK versions earlier than v5.0.0, the return value from <code>RMU_ResetCauseGet()</code> will be 0x0000001C (BOD reset) instead of 0x00010000 (EM4RST) when waking up from EM4H.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.39 EMU\_E209 – Potential EM2 Lock-up when using IDAC or the Debugger with the LDMA**

<b>Description of Errata</b>
The device can lock up if firmware updates the IDAC output just before entering EM2 while the LDMA module is enabled. Similarly, the device can lock up if the Debugger is connected and the firmware enters EM2 while the LDMA module is enabled.
<b>Affected Conditions / Impacts</b>
Systems using the LDMA and IDAC or LDMA and Debugger may no longer function properly after attempting to enter EM2.
<b>Workaround</b>
Two workarounds exist: <ol style="list-style-type: none"> <li>1. If LDMA functionality in EM2 is not needed, firmware can disable the DMA via the <code>CMU-&gt;HFBUSCLKEN* LDMA</code> bit before entering EM2.</li> <li>2. If LDMA functionality in EM2 is needed, wait for the IDAC output to settle before entry into EM2 or disconnect the debugger before entry into EM2.</li> </ol>
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.40 EMU\_E210 – Potential Power-Down When Entering EM2

<b>Description of Errata</b>
On the rare occasion when the firmware starts a transition to EM2 while the EMU is updating its Temperature Sensor measurement, and then within a 300 ns window of entering EM2 the system is woken up to EM0 or EM1, the device's internal power system can be erroneously disabled, powering down the device. When this occurs, the device will reset and will set the DECBOD flag in the RMU_RSTCAUSE register.
<b>Affected Conditions / Impacts</b>
Systems that do not use the emdrv TEMPDRV module may experience a power down on these very rare EM2 timing transitions.
<b>Workaround</b>
The TEMPDRV module in emdrv and <code>CHIP_Init()</code> (SDK version v5.0.0 or later) addresses this issue and should be included in application firmware. This module is automatically included for systems using Silicon Labs software stacks. For systems not using a Silicon Labs stack (i.e., writing code from scratch or using software examples as a starting point), firmware should include the TEMPDRV module and call the <code>TEMPDRV_Init()</code> and <code>CHIP_Init()</code> functions to prevent this issue from occurring. The module documentation can be found in Simplicity Studio and contains more information about the firmware solution.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.41 EMU\_E215 – Device May Brown Out After Energy Mode Transition

<b>Description of Errata</b>
The logic controlling the internal voltage regulator may rarely transition to an incorrect state after a transition to EM0 or EM1. When this occurs, the device will reset and will set the DECBOD flag in the RMU_RSTCAUSE register.
<b>Affected Conditions / Impacts</b>
Systems that do not use the emdrv TEMPDRV module may experience a brown out on these rare EM0 or EM1 timing transitions.
<b>Workaround</b>
The TEMPDRV module in emdrv (SDK version v5.0.0 or later) addresses this issue and should be included in application firmware. This module is automatically included for systems using Silicon Labs software stacks. For systems not using a Silicon Labs stack (i.e., writing code from scratch or using software examples as a starting point), firmware should include the TEMPDRV module and call the <code>TEMPDRV_Init()</code> function to prevent this issue from occurring. The module documentation can be found in Simplicity Studio and contains more information about the firmware solution.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.42 EMU\_E216 – EM4H I/O Retention Cannot Be Disabled

<b>Description of Errata</b>
Even if I/O retention is disabled by clearing EM4IORETMODE in EMU_EM4CTRL to the DISABLE setting, the affected devices behave as if I/O retention is configured as SWUNLATCH, meaning that the pin state is retained until software writes the EM4UNLATCH bit in the EMU_CMD register to remove retention.
<b>Affected Conditions / Impacts</b>
Systems that disable I/O retention mode may still see pins retain state until software writes the EM4UNLATCH bit in the EMU_CMD register to remove retention.
<b>Workaround</b>
Software should always perform an I/O unlatch after exiting EM4H by calling the <code>EMU_UnlatchPinRetention()</code> function.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.43 FLASH\_E201 – Potential Program Failure after Power On**

<b>Description of Errata</b>
There is very small probability that, with some devices, the first program of flash after a power on cycle or wake-up from EM2, EM3, EM4H, or EM4S may not take effect unless the flash has first been programmed or erased. This issue affects all devices, though the probability of the failure occurring on each device may differ.
<b>Affected Conditions / Impacts</b>
After a power-on, the first program of flash initiated by firmware may not take effect.
<b>Workaround</b>
To ensure the flash is programmed correctly, firmware should program the flash, verify the flash contents, and reprogram the flash, if necessary. This workaround is included in v4.4.0 or later of the Gecko SDK. Note that typical word (32-bit) programming time is 26 $\mu$ s, while it only takes several tens of ns to read and verify, so the overhead is minimal.  An alternative workaround is to erase the flash page before programming after a power on cycle or wake-up from EM2, EM3, EM4S, or EM4H.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.44 IDAC\_E201 – IDAC CURSTABLE Bit Not Reliable**

<b>Description of Errata</b>
The IDAC CURSTABLE flag in IDAC_STATUS may erroneously report that the current output is stable.
<b>Affected Conditions / Impacts</b>
Systems using the IDAC should not rely on the CURSTABLE to determine if the output is stable.
<b>Workaround</b>
The CURSTABLE bit must not be used. Firmware must wait the minimum required IDAC settling time listed in the data sheet.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.45 I2C\_E201 – I2C ABORT Command**

<b>Description of Errata</b>
For on-going transactions, the ABORT command in I2Cn_CMD may cause the I2C module to lock up indefinitely if it is issued in the middle of an I2C transaction.
<b>Affected Conditions / Impacts</b>
During on-going transactions, the ABORT command can cause the I2C receive module FSM to hang, locking up the I2C transaction indefinitely.
<b>Workaround</b>
The ABORT command should only be used after the I2C module is enabled in order to instruct the I2C module that the bus is IDLE. To use the ABORT command during a transaction, the I2C module should be disabled by clearing EN in I2Cn_CTRL.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.46 I2C\_E202 – Race Condition Between Start Detection and Timeout**

<b>Description of Errata</b>
There is a race condition where the Bus Idle Timeout counter may clear the busy status of the I2C bus after a start condition.
<b>Affected Conditions / Impacts</b>
Software may attempt another I2C start if it thinks the bus is idle. This may disrupt the I2C bus. After the Bus Idle Timeout feature has triggered, it will not detect another idle condition.
<b>Workaround</b>
Software can wait for any of the following conditions before starting an I2C transaction: <ul style="list-style-type: none"> <li>• The received address match interrupt indicates that the I2C bus is busy. Software should serve this transaction and proceed accordingly. Software can ignore the wrong busy status.</li> <li>• The SSTOPIF interrupt flag indicates that the I2C bus has returned to the idle state.</li> <li>• A defined, system-dependent amount of time to wait after bus activity to ensure that the bus is in idle state.</li> </ul>
<b>Resolution</b>
There is currently no resolution for this issue.

**2.47 I2C\_E203 – I2C Received Data Can be Shifted**

<b>Description of Errata</b>
If SDA falls between detection of the start condition and the first rising edge of SCL, the I2C state machine clears the start condition that was just detected, causing the state machine counter to count the rising edge of SCL earlier than it was detected. This causes the received data to be out of sync and the acknowledge phase to occur one SCL clock cycle earlier than expected, thus corrupting the integrity of the I2C bus.
There are two ways in which the falling condition on SDA can potentially happen: <ul style="list-style-type: none"> <li>• In multi-master systems, one master initiates a start condition and then drives SDA high shortly before another master drives SDA low to indicate a start condition.</li> <li>• In a single master system, if SDA is high from the last bit of the previous transaction, the master initiates a start condition and then drives SDA low because the MSB of the new address is low.</li> </ul>
<b>Affected Conditions / Impacts</b>
I2C operation in slave mode or multi-master mode.
<b>Workaround</b>
This depends on whether the system is multi- or single-master. There is no workaround for multi-master cases. In a single-master system, the state of SDA may not change unless a new address is being sent, such that the falling condition on SDA would not be observed. Whether or not this is the case is dependent on the implementation of the particular I2C master.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.48 I2C\_E205 – Go Idle Bus Idle Timeout Does Not Bring Device to Idle State**

<b>Description of Errata</b>
When the I2C is operating as a slave, if the bus idle timeout is active ( <code>I2Ch_CTRL_BITO != 0</code> ) and the go idle on bus timeout feature is enabled ( <code>I2Ch_CTRL_GIBITO = 1</code> ), the bus idle interrupt flag ( <code>I2Ch_IF_BITO</code> ) sets upon timeout, but the receiver does not enter the idle state.
<b>Affected Conditions / Impacts</b>
The I2C receiver needs to detect a START condition to recover from the bus idle timeout state. If there is other, undefined activity on the bus after the timeout, the receiver will not recover as expected.
<b>Workaround</b>
The <code>I2Ch_CTRL_EN</code> bit can be toggled from 1 to 0 and back to 1 again to resume normal operation. Alternatively, a START condition issued by any other master on the bus (including the EFM32/EFR32 device) will reset the receiver and return it to normal operation.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.49 I2C\_E206 – Slave Holds SCL Low After Losing Arbitration**

<b>Description of Errata</b>
If, while transmitting data as a slave, arbitration is lost, SCL is unintentionally held low for an indefinite period of time.
<b>Affected Conditions / Impacts</b>
The winner of arbitration cannot use the bus because SCL is never released.
<b>Workaround</b>
If the I <sup>2</sup> C arbitration lost flag is asserted ( <code>I2C_IF_ARBLOST = 1</code> ) in slave mode ( <code>I2C_STATE_MASTER = 0</code> ), application software needs to wait for at least one SCL high time and then issue the transmission abort command (set <code>I2C_CMD_ABORT = 1</code> ), thus releasing SCL.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.50 I2C\_E207 – I<sup>2</sup>C Fails to Indicate New Incoming Data**

<b>Description of Errata</b>
A race condition exists in which the I <sup>2</sup> C fails to indicate reception of new data when both user software attempts to read data from and the I <sup>2</sup> C hardware attempts to write data to the <code>I2C_RXFIFO</code> in the same cycle.
<b>Affected Conditions / Impacts</b>
When this race condition occurs, the <code>RXFIFO</code> enters an invalid state in which both <code>I2C_STATUS_RXDATAV = 0</code> and <code>I2C_STATUS_RXFULL = 1</code> . This causes the I <sup>2</sup> C to discard new incoming data bytes because <code>RXFULL = 1</code> and would otherwise prevent user software from reading last byte written by the I <sup>2</sup> C hardware to <code>RXFIFO</code> because <code>RXDATAV = 0</code> .
<b>Workaround</b>
User software can recognize and clear this invalid <code>RXDATAV = 0</code> and <code>RXFULL = 1</code> condition by performing a dummy read of the <code>RXFIFO</code> ( <code>I2C_RXDATA</code> ). This restores the expected <code>RXDATAV = 1</code> and <code>RXFULL = 0</code> condition. The data from this read can be discarded, and user software can now read the last byte written by the I <sup>2</sup> C hardware to the <code>RXFIFO</code> (the byte which caused the invalid <code>RXDATAV = 0</code> and <code>RXFULL = 1</code> condition).
No data will be lost as long as user software completes this recovery procedure (performing the dummy read and then reading the remaining valid byte in the <code>RXFIFO</code> ) before the I <sup>2</sup> C hardware receives the next incoming data byte.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.51 LEUART\_E201 – Restrictions Setting TXDMAWU/RXDMAWU of LEUARTn\_CTRL**

<b>Description of Errata</b>
Changing the value of TXDMAWU while TXEN = 1 or RXDMAWU while RXEN = 1 in LEUARTn_CMD could potentially cause unpredictable behavior.
<b>Affected Conditions / Impacts</b>
If the TXDMAWU field is updated while TXEN = 1 or the RXDMAWU field is updated while RXEN =1, a spurious DMA wake-up event could be created.
<b>Workaround</b>
Firmware should first disable the receive or transmit path using RXEN or TXEN in LEAURTn_CMD before changing RXDMAWU or TXDMAWU.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.52 RMU\_E201 – CTRL Register Reset on All Resets**

<b>Description of Errata</b>
The RMU_CTRL register is reset to default state on every system reset, not only POR and hard pin reset as stated in the reference manual.
<b>Affected Conditions / Impacts</b>
The RMU_CTRL register is reset to default state on every system reset, not only POR and hard pin reset as stated in the reference manual.
<b>Workaround</b>
Firmware should always update RMU_CTRL after a reset. Note that the LOCKUP reset is disabled by default.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.53 RMU\_E202 – External Debug Access Not Available After Watchdog or Lockup Full Reset**

<b>Description of Errata</b>
When a reset is triggered in full-reset mode, a debugger will not be able to read AHB-AP or ARM core registers.
<b>Affected Conditions / Impacts</b>
Systems using the full reset mode for watchdog or lockup resets will see limited debugging capability after one of these resets triggers.
<b>Workaround</b>
There are three possible workarounds: <ul style="list-style-type: none"> <li>• Software should configure peripherals to either LIMITED or EXTENDED mode if full debugger functionality is needed after a watchdog or lockup reset.</li> <li>• When using FULL reset mode, appending at least 9 idle clock cycles to the last debug command will allow the transaction to complete.</li> <li>• A power cycle or hard pin reset will restore normal operation.</li> </ul>
<b>Resolution</b>
There is currently no resolution for this issue.

**2.54 RTCC\_E201 – RTCC Does Not Support Compare/Capture Wrap with Prescaler**

<b>Description of Errata</b>
When the RTCC is configured with a prescaler, the CCV1 top value enable feature enabled by setting CCV1TOP in RTCC_CTRL fails to wrap the counter when RTCC_CNT is equal to RTCC_CC1_CCV, as intended.
<b>Affected Conditions / Impacts</b>
Using CCV1TOP with a prescaled RTCC may result in the RTCC not wrapping at the desired time.
<b>Workaround</b>
Do not use a prescaler with the RTCC when using the CCV1TOP feature.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.55 RTCC\_E202 – RTCC Triggers to LETIMER Not Safe**

<b>Description of Errata</b>
The LETIMER inputs from the RTCC are connected to the LFECLK domain, while the LETIMER itself is clocked from the LFACLK domain. This results in synchronization issues between the RTCC inputs to the LETIMER and the LETIMER.
<b>Affected Conditions / Impacts</b>
RTCC triggers to LETIMER are not safe and can result in undefined behavior.
<b>Workaround</b>
Do not use RTCC triggers for LETIMER. PRS channels can be used as an alternative.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.56 RTCC\_E203 – Potential Stability Issue with RTCC Registers**

<b>Description of Errata</b>
RTCC_LOCK and RTCC_POWERDOWN have the potential to be momentarily unstable under some PCLK, Low Energy Peripheral Clock, and APB write scenarios. This stability issue resolves in approximately 160 ns as the write completes with the assertion of the APB clock pulse.
<b>Affected Conditions / Impacts</b>
A write to RTCC_LOCK or RTCC_POWERDOWN may have unintended effects if the write is completed with the Low Energy Peripheral clock enabled (RTCC in the CMU_LFECLKEN0 register is set to 1).
<b>Workaround</b>
To avoid this stability issue, configure the RTCC_LOCK and RTCC_POWERDOWN registers with the Low Energy Peripheral clock disabled (RTCC in the CMU_LFECLKEN0 register is cleared to 0).  This workaround is included in v5.1.0 or later of the Gecko SDK.
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.57 TIMER\_E201 – Timer in Input Capture Mode Can Stop Counting

<b>Description of Errata</b>
When RISEA/FALLA is configured to RELOADSTART and then changed to any other mode at the same time as when a pulse from CC0 or PRS input occurs, the counter could stop running.
<b>Affected Conditions / Impacts</b>
The timer may not count properly in all situations.
<b>Workaround</b>
To prevent input pulses while changing RISEA/FALLA: <ol style="list-style-type: none"> <li>1. If using PRS, before changing RISEA/FALLA from RELOADSTART to any other value, change the input to some other PRS input by using PRSSEL in TIMERn_CC0_CTRL. After clearing RISEA/FALLA, set PRSSEL back to the original value</li> <li>2. If using CC0 in, set GPIO mode to DISABLE for that pin before changing RISEA/FALLA. Then, set it back to INPUT mode after changing RISEA/FALLA.</li> </ol>
<b>Resolution</b>
There is currently no resolution for this issue.

## 2.58 TIMER\_E202 — Continuous Overflow and Underflow Interrupts in Quadrature Counting Mode

<b>Description of Errata</b>
When the TIMER is configured to operate in quadrature decoder mode with the overflow interrupt enabled and the counter value (TIMER_CNT) reaches the top value (TIMER_TOP), the overflow interrupt is requested continuously even if the interrupt flag (TIMER_IF_OF) is cleared. Similarly, if the underflow interrupt is enabled and the counter value reaches zero, the underflow interrupt is requested continuously even if the interrupt flag (TIMER_IF_UF) is cleared. The interrupt can be cleared only after the counter value has incremented or decremented so that the overflow or underflow condition no longer applies.
<b>Affected Conditions / Impacts</b>
Because the counter is clocked by its CC0 and CC1 inputs in quadrature decoder mode and not the prescaled HPERCLK, overflow and underflow events remain latched as long as TIMER_CNT remains at the value that triggered the overflow or underflow condition. Until the counter is no longer in the overflow or underflow condition, it is not possible to clear the associated interrupt flag.
<b>Workaround</b>
Short of disabling the relevant interrupts, the simplest workaround is to manually change TIMER_CNT so that the overflow or underflow condition no longer exists. Insert the following or similar code in the interrupt handler for the timer in question (TIMER0 in this case) to do this:
<pre>uint32 intFlags = TIMER_IntGet(TIMER0);  if((intFlags &amp; TIMER_IF_OF) &amp;&amp; (TIMER0-&gt;CNT == TIMER0-&gt;TOP))     TIMER0-&gt;CNT = 0;  if((intFlags &amp; TIMER_IF_UF) &amp;&amp; (TIMER0-&gt;CNT == 0x0))     TIMER0-&gt;CNT = TIMER0-&gt;TOP;</pre>
It may be necessary for firmware to account for this adjustment in calculations that include the counter value.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.59 USART\_E202 — Incorrect 8-bit Timer Operation in Asynchronous Mode**

<b>Description of Errata</b>
The 8-bit Timer logic that creates events within the USART works correctly in synchronous (USART) mode, but is not correct for asynchronous (UART) mode. As a result, it is not recommended to use the 8-bit Timer feature with asynchronous mode on affected devices.
<b>Affected Conditions / Impacts</b>
Systems using the USART module in asynchronous (UART) mode should not use the 8-bit Timer feature.
<b>Workaround</b>
There is currently no workaround for this issue.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.60 USART\_E203 — DMA Can Miss USART Receive Data in Synchronous Mode**

<b>Description of Errata</b>
<p>If the USART is operating in synchronous mode, it can drop received data before the DMA has a chance to read it under the following conditions:</p> <ul style="list-style-type: none"> <li>• Synchronous master sample delay is enabled (USARTn_CTRL_SMSDELAY = 1) to improve timing at higher clock rates.</li> <li>• The receive FIFO is already full, and the receive data DMA request (USARTn_RXDATAV) is asserted.</li> <li>• The transmit shift register is clocking out the last frame to be sent, the transmit FIFO is empty, and the transmit data DMA request (USARTn_TXBL) is asserted.</li> <li>• The transmit data DMA request arrives before the receive data DMA request (the transmit FIFO empties before the receive data DMA request is asserted).</li> <li>• A higher priority peripheral DMA request arrives while processing the transmit data DMA request but before the receive data DMA request is processed.</li> </ul> <p>Because the incoming peripheral DMA request has higher priority than the USART DMA requests but cannot interrupt a DMA request that is already in progress (the transmit data DMA request), it will be processed before the receive data DMA request, thus causing the USART to drop an incoming frame (or frames) since the receive FIFO is already full.</p>
<b>Affected Conditions / Impacts</b>
In systems that use the USART in synchronous mode with the master sample delay feature (USARTn_CTRL_SMSDELAY = 1) and that use the DMA to manage both the USART transmitter and receiver, as well as other peripherals with higher request priorities, the USART can drop an incoming frame (or frames) if the DMA is not able to process the receive data requests to empty the receive FIFO when it is full.
<b>Workaround</b>
Assign a higher priority to the DMA channel servicing the receive data DMA requests such that it is processed before the channel servicing transmit data DMA requests and any channels servicing requests associated with any other peripherals that could potentially stall a USART synchronous transfer that is already in progress. Set LDMA_CHx_CTRL_IGNORESREQ = 1 for the transmit data channel so that the LDMA accumulates multiple requests from the transmitter and services them with a single transfer cycle. This causes the LDMA to fill the USART transmitter's FIFO only when it is empty instead of each and every time space becomes available.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.61 USART\_E204 — IrDA Modulation and Transmission of PRS Input Data**

<b>Description of Errata</b>
If the USART IrDA modulator is configured to accept input from a PRS channel, the incoming data stream will not be transmitted because the required clock from the baud rate generator is never enabled.
<b>Affected Conditions / Impacts</b>
It is not possible for the USART IrDA modulator to directly transmit data from a source other than the USART's own transmitter. The USART_IRCTRL_IRPRSEN bit should remain at its reset state of 0.
<b>Workaround</b>
Assuming the data to be sent via the PRS is also data that could be received by the EFM32/EFR32 USART, then the data can be received using the USART's PRS RX feature (USART_INPUT_RXPRS = 1), stored in RAM (e.g., using DMA), and then transmitted with IrDA mode enabled. In cases where IrDA operation is transmit-only, the PRS RX data can be received on the same USART doing the transmission. If IrDA operation is bidirectional, then another USART must be used to receive the PRS data.  If the data to be sent is in some other format (e.g., pulses from a timer output), then there is no direct way to transmit it using the IrDA modulator. It would be necessary to capture the data in some other way and reformat it as serial data timed according to the clock generated by the USART.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.62 USART\_E205 — Possible Data Transmission on Wrong Edge in Synchronous Mode**

<b>Description of Errata</b>
If the USART is configured to operate in synchronous mode with...  <ol style="list-style-type: none"> <li>1. USART_CLKDIV_DIV = 0 (clock = <math>f_{HFPERCLK} \div 2</math>)</li> <li>2. USART_CTRL_CLKPHA = 0</li> <li>3. USART_TIMING_CSHOLD = 1</li> </ol> ...and data is loaded into the transmit FIFO (say, by the LDMA) at the exact same time as the USART state machine begins to insert the requested one bit time extension of chip select hold time (USART_TIMING_CSHOLD = 1), the first bit of the new data word is incorrectly transmitted on the leading clock edge of the subsequent data bit and not the trailing clock edge of the current data bit.
<b>Affected Conditions / Impacts</b>
Reception of each data bit by the slave is tied to a specific clock edge, thus the late transmission by the master of the first bit of a word may cause the slave to receive the incorrect data, especially if the data setup time for the slave approaches or exceeds one half the shift clock period.
<b>Workaround</b>
Because there is no way to specifically time a write to the transmit FIFO such that it does not occur when the USART state machine changes state, use one of the following workarounds to avoid the risk for data corruption described above: <ul style="list-style-type: none"> <li>• Set USART_CLK_DIV &gt; 0.</li> <li>• Use USART_TIMING_CSHOLD = 0 or USART_TIMING_CSHOLD &gt; 1.</li> <li>• Use USART_CTRL_CLKPHA = 1. This option is particularly useful with SPI flash memories as many support operations in both the CLKPOL = CLKPHA = 0 and CLKPOL = CLKPHA = 1 modes.</li> </ul>
<b>Resolution</b>
There is currently no resolution for this issue.

**2.63 USART\_E206 — Additional SCLK Pulses Can Be Generated in USART Synchronous Mode**

<b>Description of Errata</b>
When inter-character spacing is enabled (USART_TIMING_ICS > 0) and USART_CTRL_CLKPHA = 1 in synchronous master mode, an extra clock pulse is generated after each frame transmitted except the last (that frame which when sent results in both the transmit FIFO and transmit shift register being empty).
<b>Affected Conditions / Impacts</b>
The extra clock pulse generated at the end of the first frame would cause a slave device to clock in the first bit of the next frame it expects to receive even though the USART is not yet driving that data. The slave would lose synchronization with the master and erroneously receive all frames after the first.
<b>Workaround</b>
Do not enable inter-character spacing when CLKPHA = 1. If a delay between frames is necessary, insert one manually with a software delay loop. Data cannot be transmitted using DMA in this case.
<b>Resolution</b>
There is currently no resolution for this issue.

**2.64 WDOG\_E201 – Clear Command is Lost Upon EM2 Entry**

<b>Description of Errata</b>
If the device enters EM2 while the clear command is still being synchronized, the watchdog counter may not be cleared as expected.
<b>Affected Conditions / Impacts</b>
If the watchdog counter is not cleared as expected, the device can encounter a watchdog reset.
<b>Workaround</b>
Wait for WDOG_SYNCBUSY_CMD to clear before entering EM2.  Note that WDOG can be clocked from one of the low-frequency clock sources and will require additional time to enter EM2 when implementing this workaround.
<b>Resolution</b>
There is currently no resolution for this issue.

### 3. Revision History

#### Revision 0.4

September, 2020

- Added [I2C\\_E202](#), [I2C\\_E203](#), [I2C\\_E205](#), [I2C\\_E206](#), [I2C\\_E207](#), [TIMER\\_E202](#), [USART\\_E203](#), [USART\\_E204](#), [USART\\_E205](#), [USART\\_E206](#) and [WDOG\\_E201](#).
- Migrated to new errata document format.

#### Revision 0.3

March 2018

- Updated the workaround description for [EMU\\_E210](#).
- Updated the description and workaround description for [RMU\\_E202](#).
- Updated revision history format.

#### Revision 0.2

July 21st, 2017

- Updated the workaround description for [EMU\\_E208](#).
- Added [ADC\\_E224](#), [ADC\\_E226](#), [ADC\\_E227](#), [DBG\\_E204](#), [DCDC\\_E205](#), [DCDC\\_E206](#), [EMU\\_E215](#), [EMU\\_E216](#), [RMU\\_E202](#), [RTCC\\_E203](#), and [USART\\_E202](#).
- Merged errata history and errata into one document.

#### Revision 0.1

November 11th, 2016

- Initial release.

# Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!



**IoT Portfolio**

[www.silabs.com/loT](http://www.silabs.com/loT)



**SW/HW**

[www.silabs.com/simplicity](http://www.silabs.com/simplicity)



**Quality**

[www.silabs.com/quality](http://www.silabs.com/quality)



**Support & Community**

[www.silabs.com/community](http://www.silabs.com/community)

## Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required, or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

## Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOModem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.  
400 West Cesar Chavez  
Austin, TX 78701  
USA

<http://www.silabs.com>