This application note details hardware design considerations for EFM32 and EZR32 Wireless MCU Series 0 devices. For hardware design considerations for EFM32 and EFR32 Wireless Gecko Series 1 devices, refer to AN0002.1: EFM32 and EFR32 Wireless MCU Series 1 Hardware Design Considerations.

Topics specifically covered are supported power supply configurations, supply filtering considerations, debug interface connections, and external clock sources.

In addition, reference designs for the EFM32 Series 0 microcontrollers are included.

---

KEY POINTS

- Decoupling capacitors are crucial to ensuring the integrity of the device's power supplies.
- The debug interface consists of two communication pins (SWCLK and SWDIO).
- External clock sources must be connected to the device correctly for proper operation.
- This application note includes:
  - This PDF document
  - Reference Design (zip)
    - OrCAD schematic design files
    - PDF Schematics
    - Symbol libraries (OrCAD, CSV, and Edif formats)
1. Device Compatibility

This application note supports multiple device families, and some functionality is different depending on the device.

EFM32 Series 0 consists of:
- EFM32 Gecko (EFM32G)
- EFM32 Giant Gecko (EFM32GG)
- EFM32 Wonder Gecko (EFM32WG)
- EFM32 Leopard Gecko (EFM32LG)
- EFM32 Tiny Gecko (EFM32TG)
- EFM32 Zero Gecko (EFM32ZG)
- EFM32 Happy Gecko (EFM32HG)

EZR32 Wireless MCU Series 0 consists of:
- EZR32 Wonder Gecko (EZR32WG)
- EZR32 Leopard Gecko (EZR32LG)
- EZR32 Happy Gecko (EZR32HG)
2. Power Supply Overview

2.1 Introduction

Although the EFM32 and EZR32 Wireless MCU Series 0 devices have very low average current consumption, proper decoupling is crucial. As for all digital circuits, current is drawn in short pulses corresponding to the clock edges. Particularly when several I/O lines are switching simultaneously, transient current pulses on the power supply can be in the order of several hundred mA for a few nanoseconds, even though the average current consumption is quite small.

These kinds of transient currents cannot be properly delivered over high impedance power supply lines without introducing considerable noise in the supply voltage. To reduce this noise, decoupling capacitors are employed to supplement the current during these short transients.

2.2 Decoupling Capacitors

Decoupling capacitors make the current loop between supply, MCU, and ground as short as possible for high frequency transients. Therefore, all decoupling capacitors should be placed as close as possible to each of their respective power supply pins, ground pins, and PCB (Printed Circuit Board) ground planes.

All external decoupling capacitors should have a temperature range reflecting the environment in which the application will be used. For example, a suitable choice might be X5R ceramic capacitors with a change in capacitance of ±15% over the temperature range -55 to +85 °C (standard temperature range devices) or -55 to +125 °C (extended temperature range devices).

For regulator output capacitors (DECOUPLE and USB_VREGO, if available), the system designer should pay particular attention to the characteristics of the capacitor over temperature and bias voltage. Some capacitors (particularly those in smaller packages or using cheaper dielectrics) can experience a dramatic reduction in capacitance value across temperature or as the DC bias voltage increases. Any change pushing the regulator output capacitance outside the data sheet specified limits may result in output instability on that supply.

2.3 Power Supply Requirements

An important consideration for all devices is the voltage requirements and dependencies between the power supply pins. The system designer needs to ensure that these power supply requirements are met, regardless of power configuration or topology. Please see the device data sheet for absolute maximum rating and additional details regarding relative system voltage constraints.

**EFM32 Series 0 Power Supply Requirements**

- VDD_DREG = AVDD = IOVDD

**EZR32 Wireless MCU Series 0 Power Supply Requirements**

- VDD_DREG = AVDD = IOVDD = RFVDD
Power Supply Pin Overview

Note that not all supply pins exist on all devices. The table below describes each supply pin and where it appears.

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Product Family</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD_DREG</td>
<td>All devices</td>
<td>Input to the internal digital LDO</td>
</tr>
<tr>
<td>AVDD</td>
<td>All devices</td>
<td>Supply to analog peripherals</td>
</tr>
<tr>
<td>DECOUPLE</td>
<td>All devices</td>
<td>Output of the internal digital LDO</td>
</tr>
<tr>
<td>IOVDD</td>
<td>All devices</td>
<td>GPIO supply voltage</td>
</tr>
<tr>
<td>USB_VREGI</td>
<td>All USB-enabled devices</td>
<td>Input to the internal 3.3 V LDO. Typically connected to the USB 5 V supply.</td>
</tr>
<tr>
<td>USB_VREGO</td>
<td>All USB-enabled devices</td>
<td>Output of the internal 3.3 V LDO</td>
</tr>
<tr>
<td>RFVDD</td>
<td>EZR32 Wireless MCU Series 0 only</td>
<td>Supply to radio analog. Note, RFVDD also supplies the radio power amplifier.</td>
</tr>
</tbody>
</table>

2.4 DECOUPLE

All EFM32 and EZR32 Wireless MCU Series 0 devices include an internal linear regulator that powers the core and digital logic. The DECOUPLE pin is the output of the digital LDO, and requires a 1 µF capacitor.

The VDD_DREG pin is the input to the LDO, and the DECOUPLE pin is the output of the LDO.

![Diagram of VDD_DREG and DECOUPLE](image-url)
2.5 IOVDD

The IOVDD pin(s) provide decoupling for all of the GPIO pins on the device. A 0.1 µF capacitor per IOVDD pin is recommend, along with a 10 µF bulk capacitor. The bulk capacitor value may safely be reduced if there are other large bulk capacitors on the same supply (e.g., if IOVDD = AVDD = system main supply, and the main supply already has multiple 10 µF).

![IOVDD Decoupling Diagram](image)

Figure 2.2. IOVDD Decoupling

2.6 AVDD

The analog peripheral performance of the device is impacted by the quality of the AVDD power supply. For applications with less demanding analog performance, a simpler decoupling scheme for AVDD may be acceptable. For applications requiring the highest quality analog performance, more robust decoupling and filtering is required.

Note that the number of AVDD analog power pins may vary by device and package.

2.6.1 AVDD Standard Decoupling

The figure below illustrates a standard approach for decoupling the AVDD pin(s). In general, one 10 µF bulk capacitor (CAVDD), as well as one 10 nF capacitor for each AVDD pin (CAVDD_0 through CAVDD_n), must be provided.

![AVDD Standard Decoupling Diagram](image)

Figure 2.3. AVDD Standard Decoupling
2.6.2 AVDD Improved Decoupling

The figure below illustrates an improved approach for decoupling and filtering the AVDD pin(s). In general, one 10 µF bulk capacitor (C_{AVDD}), as well as one 10 nF capacitor for each AVDD pin (C_{AVDD_0} through C_{AVDD_n}), must be provided. In addition, a ferrite bead and series 1 Ω resistor provide additional power supply filtering and isolation.

![AVDD Improved Decoupling Diagram]

The table below lists some recommended ferrite bead part numbers suitable for AVDD filtering.

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Part Number</th>
<th>Impedance</th>
<th>I_{MAX} (mA)</th>
<th>DCR (Ω)</th>
<th>Operating Temperature (°C)</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>Würth Electronics</td>
<td>74279266</td>
<td>1 kΩ @ 100 MHz</td>
<td>200</td>
<td>0.600</td>
<td>-55 to +125</td>
<td>0603/1608</td>
</tr>
<tr>
<td>Murata</td>
<td>BLM21BD102SN1D</td>
<td>1 kΩ @ 100 MHz</td>
<td>200</td>
<td>0.400</td>
<td>-55 to +125</td>
<td>0805/2012</td>
</tr>
</tbody>
</table>
2.7 USB (USB_VREGI & USB_VREGO)

Some EFM32 and EZR32 Wireless MCU Series 0 devices integrate a USB controller and a 3.3 V LDO. The figure below illustrates a standard approach for connecting and decoupling the USB_VREGI and USB_VREGO pins. In addition, the USB 5 V sense line (USB_VBUS) is shown connected directly to $V_{USB}$.

To avoid violating the USB specification, the total capacitance on $V_{USB}$ should not exceed 10 µF. Consult *AN0046: USB Hardware Design Guide* for detailed hardware guidance for USB applications.

![Diagram of USB_VREGI and USB_VREGO Decoupling](image)

*Figure 2.5. USB_VREGI and USB_VREGO Decoupling*
3. Example Power Supply Configurations

3.1 EFM32 Series 0 —Standard Decoupling Example

The figure below illustrates a standard approach to decoupling. This configuration is simple and uses a minimum of components while providing sufficient noise suppression for many applications.

![Decoupling Example Diagram](image)

Figure 3.1. EFM32 Series 0 Standard Decoupling Example
3.2  EFM32 Series 0 —Improved AVDD Filtering Example

In the following figure, a decoupling approach providing better noise suppression and isolation between the digital and analog power pins using a ferrite bead and a resistor is illustrated. This configuration is preferred when higher ADC accuracy is required. Refer to Table 2.2 Recommended Ferrite Beads on page 6 for recommended ferrite bead part numbers.

![Diagram of EFM32 Series 0 Improved AVDD Filtering Example](image)

**Figure 3.2. EFM32 Series 0 Improved AVDD Filtering Example**

**Note:** On EFM32G and EFM32GG devices, the AVDD_x pins must not power up after the IOVDD_x and VDD_DREG pins. If the rise time of the power supply is short, the filter in Figure 3.2 EFM32 Series 0 Improved AVDD Filtering Example on page 9 can cause a significant delay on the AVDD_x pins. For improved AVDD filtering on EFM32G and EFM32GG devices, refer to section 3.3 EFM32G and EFM32GG Only—Improved AVDD Filtering Example.
3.3 EFM32G and EFM32GG Only—Improved AVDD Filtering Example

Similar to section 3.2 EFM32 Series 0—Improved AVDD Filtering Example, the figure below shows improved noise suppression and isolation between the digital and analog power pins for high ADC accuracy. Refer to Table 2.2 Recommended Ferrite Beads on page 6 for recommended ferrite bead part numbers.

There is a unique restriction on EFM32G and EFM32GG devices such that the AVDD_x pins must not power up after the IOVDD_x and VDD_DREG pins. If the rise time of the power supply is short, the AVDD filter can cause a significant delay on the AVDD_x pins. Therefore, for EFM32G and EFM32GG devices, an additional 1 Ω resistor must be added to the VDD_DREG supply path, as shown in the figure below.

![Diagram of improved AVDD filtering example for EFM32G and EFM32GG devices](image)

Figure 3.3. EFM32G and EFM32GG Improved AVDD Filtering Example
3.4 EZR32 Wireless MCU Series 0 —Standard Decoupling Example

The figure below illustrates a standard approach for decoupling on EZR32 Wireless MCU Series 0 devices.

![Decoupling Example Diagram]

Figure 3.4. EZR32 Wireless MCU Series 0 Standard Decoupling Example
4. Debug Interface and External Reset Pin

4.1 Serial Wire Debug

The Serial Wire Debug (SWD) interface is supported by all EFM32 and EZR32 Wireless MCU Series 0 devices and consists of the SWCLK (clock input) and SWDIO (data in/out) lines, in addition to the optional SWO (serial wire output). The SWO line is used for instrumentation trace and program counter sampling, and is not needed for flash programming and normal debugging. However, it can be valuable in advanced debugging scenarios, and designers are strongly encouraged to include this along with the other SWD signals.

Connections to the standard ARM 20-pin debug header are shown in the following figure. Pins that are not connected to the microcontroller, power supply, or ground should be left unconnected.

![Figure 4.1. EFM32 and EZR32 Wireless MCU Series 0 SWD Connection to the ARM 20-pin Debug Header](image)

**Note:**

1. The $V_{target}$ connection does not supply power. The debugger uses $V_{target}$ as a reference voltage for its level translators.

2. PF2 is the default location for the SWO signal and is adjacent or in close proximity to PF0 (SWCLK) and PF1 (SWDIO) on any given package. SWO can be mapped to certain other pins. Refer to the datasheet for the device in question.

For additional debug and programming interfaces, see Application Note AN958: Debugging and Programming Interfaces for Custom Designs.

4.2 External Reset Pin (RESETn)

EFM32 and EZR32 Wireless MCU Series 0 processors are reset by driving the RESETn pin low. A weak internal pull-up device holds the RESETn pin high, allowing it to be left unconnected if no external reset source is required. Also connected to RESETn is a low-pass filter to prevent noise glitches from causing unintended resets. The characteristics of the pull-up device and input filter are identical to those present on any GPIO pin and are specified in the device data sheet.

**Note:** The internal pull-up ensures that the reset is released. When the device is not powered, RESETn must not be connected through an external pull-up to an active supply or otherwise driven high as this could damage the device. This is especially critical when using back-up power mode. Because the internal pull-up device is automatically switched to the back-up power rail, it can back-power other devices in the system through an external pull-up connected to RESETn.
5. External Clock Sources

5.1 Introduction

EFM32 and EZR32 Wireless MCU Series 0 devices support different external clock sources to provide the high- and low-frequency clocks in addition to the internal LF and HF RC oscillators. Possible external clock sources for both the LF and HF domains are crystals, ceramic resonators, and external oscillators (square or sine wave). This section describes how external clock sources are connected.

For additional information on the external oscillators, refer to the application note, AN0016.0: Oscillator Design Considerations. Application notes can be found on the Silicon Labs website (www.silabs.com/32bit-appnotes) or in Simplicity Studio.

5.2 Low-Frequency Clock Sources

An external low-frequency clock can be supplied from a crystal or ceramic resonator or from an external clock source.

5.2.1 Low Frequency Crystals and Ceramic Resonators

The hardware configuration of the crystal and ceramic resonator is indicated in Figure 5.1 Low Frequency Crystal. The crystal is to be connected across the LFXTAL_N and LFXTAL_P pins of the EFM32 and EZR32 Wireless MCU Series 0 devices.

The crystals/ceramic resonators oscillate mechanically and have an electrical equivalent circuit as shown in Figure 5.2 Equivalent Circuit of a Crystal/Ceramic Resonator. In the electrical circuit, C_S represents the motional capacitance, L_S the motional inductance, R_S the mechanical losses during oscillation, and C_0 the parasitic capacitance of the package and pins. C_{L1} and C_{L2} represent the load capacitance. This circuit is valid for both crystals and ceramic resonators.

Figure 5.1. Low Frequency Crystal

Figure 5.2. Equivalent Circuit of a Crystal/Ceramic Resonator
5.2.2 Low-Frequency External Clocks

EFM32 and EZR32 Wireless MCU Series 0 devices can source a low-frequency clock from an external source such as a TCXO or VCXO. To select a proper external oscillator, consider specifications such as frequency, aging, stability, voltage sensitivity, rise and fall time, duty cycle, and signal levels. The external clock signal can be either a square wave or a sine wave with a frequency of 32.768 kHz. The external clock source must be connected as shown in Figure 5.3 Low-Frequency External Clock on page 14.

Bypass and buffered input modes are supported for external clock sources. A CMOS square wave that toggles between 0 and $V_{DD}$ volts with a duty cycle of 50% can be used when CMU_CTRL_LFXOMODE = DIGEXTCLK, which bypasses the LFXO. An external sine wave source (CMU_CTRL_LFXOMODE = BUFEXTCLK) having minimum and maximum amplitudes of 200 mV and $V_{DD}$ volts, respectively, can be connected in series with the LFXTAL_N pin and is AC-coupled internally. The sine wave minimum voltage must be higher than ground and the maximum voltage less than $V_{DD}$.

![Figure 5.3. Low-Frequency External Clock](image)

5.3 High Frequency Clock Sources

An external high-frequency clock can be supplied from a crystal or ceramic resonator or from an external clock source.

5.3.1 High Frequency Crystals and Ceramic Resonators

The hardware configuration of the crystal and ceramic resonator is indicated in Figure 5.4 High Frequency Crystal Oscillator on page 14. The crystal is connected across the HFXTAL_N and HFXTAL_P pins.

The electrical equivalent circuit for high-frequency crystals/ceramic resonators is the same as that shown for low-frequency crystals/ceramic resonators in Figure 5.2 Equivalent Circuit of a Crystal/Ceramic Resonator on page 13.

Placement of $C_L$ is important for proper operating frequency.

![Figure 5.4. High Frequency Crystal Oscillator](image)
5.3.2 High-Frequency External Clocks

EFM32 and EZR32 Wireless MCU Series 0 devices can source a low-frequency clock from an external source such as a TCXO or VCXO. To select a proper external oscillator, consider specifications such as frequency, aging, stability, voltage sensitivity, rise and fall time, duty cycle, and signal levels. The external clock signal can be either a square wave or a sine wave with a frequency in accordance with the device data sheet. The external clock source must be connected as shown in Figure 5.5 External High-Frequency Clock on page 15.

Bypass and externally-buffered input modes are supported for external clock sources. A CMOS square wave that toggles between 0 and $V_{DD}$ volts with a duty cycle of 50% can be used when CMU_CTRL_HFXOMODE = DIGEXTCLK, which bypasses the HFXO. An external sine wave source (CMU_CTRL_HFXOMODE = BUFEXTCLK) having minimum and maximum amplitudes of 200 mV and $V_{DD}$ volts, respectively, can be connected in series with the HFXTAL_N pin and is AC-coupled internally. The sine wave minimum voltage must be higher than ground and the maximum voltage less than $V_{DD}$.

![Figure 5.5. External High-Frequency Clock](image-url)
6. Reference Design

When starting a new design using EFM32 and EZR32 Wireless MCU Series 0 devices, some parts of the layout are almost always required regardless of the application. Attached to this application note are example schematics for power decoupling, reset, external clocks, and debug interface. Using this reference design as a template can improve development speed in the early stages of a new design. The reference design and included symbols are compatible with Cadence OrCAD 9.0 and later versions.

This application note does not include footprints for the devices, but these can be found in *.bxi format on http://www.silabs.com.

6.1 Contents

The application note folder includes several zip files with the following contents:

- CSV pin list files
- Edif symbols
- OrCAD OLB symbols
- OrCAD DSN example schematics
- PDF example schematics

The schematics and symbols are included for the following device families:

- EFM32ZG
- EFM32HG
- EFM32TG
- EFM32G
- EFM32LG
- EFM32WG
- EFM32GG

A generic symbol is included for the EZR32 Wireless MCU Series 0 family.

6.2 Comments on the Schematics

6.2.1 Power Supply Decoupling

The decouple pin uses a 1 µF capacitor to filter transients in the power domain for the internal voltage regulator.

Each power pin has a 10 nF decoupling capacitor in addition to the common 10 µF decoupling capacitor, as described in 3. Example Power Supply Configurations. The digital power supply is separated from the analog power supply to reduce EMI. To further improve the switching noise of the analog power, an EMI suppressor is put in series between \( V_{MCU} \) and the analog power pins.

The active low reset pin is connected to ground through a normally open switch, as well as to the debug interface connector.

6.2.2 Debug Interface

A standard ARM 20-pin debug connector is connected to the EFM32 and EZR32 Wireless MCU Series 0 device debug pins.

6.2.3 High/Low Frequency Clock

Both the high and low frequency clock pins are connected to crystal oscillators using two of the recommended crystals from the AN0016: Oscillator Design Considerations application note.
7. Revision History

Revision 1.50
June, 2020
• Corrected errors introduced when documentation source was restructured to include EFM32 and EFR32 Wireless Gecko Series 1 devices.
• Corrected required amplitude for a sine wave oscillator input in 5.2.2 Low-Frequency External Clocks and 5.3.2 High-Frequency External Clocks.

Revision 1.49
December, 2019
• Added reference to AN958 in 4.1 Serial Wire Debug.

Revision 1.48
June, 2017
• Moved the device compatibility information from the front page to 1. Device Compatibility.
• Made some small text changes to 2.2 Decoupling Capacitors.

Revision 1.47
January, 2017
• Split application note into multiple application notes, based on family.
• Added note advising the system designer to check the capacitance vs temperature characteristics for regulator and dc-dc output capacitors.
Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and “Typical” parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required, or Life Support Systems without the specific written consent of Silicon Labs. A “Life Support System” is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

Trademark Information
Silicon Laboratories Inc®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, “the world’s most energy friendly microcontrollers”, Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.

Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA

http://www.silabs.com