This application note details hardware design considerations for EFM32 and EFR32 Wireless Gecko Series 1 devices. For hardware design considerations for EFM32 and EZR32 Wireless MCU Series 0 devices, refer to AN0002.0: EFM32 and EZR32 Wireless MCU Series 0 Hardware Design Considerations.

Topics specifically covered are supported power supply configurations, supply filtering considerations, debug interface connections, and external clock sources.

For more information on hardware design and layout considerations for the DC-DC converter on EFM32 and EFR32 Wireless Gecko Series 1 devices, see AN0948: Power Configurations and DC-DC.

For more information on hardware layout considerations for the radio portion of EFR32 Wireless Gecko Series 1 devices, see AN930: EFR32 2.4 GHz Matching Guide, AN933: EFR32 2.4 GHz Minimal BOM, and AN928: EFR32 Layout Design Guide.

KEY POINTS

- Decoupling capacitors are crucial to ensuring the integrity of the device's power supplies.
- The debug interface consists of two communication pins (SWCLK and SWDIO).
- External clock sources must be connected to the device correctly for proper operation.
1. Device Compatibility

This application note supports multiple device families, and some functionality is different depending on the device.

EFM32 Series 1 consists of:
• EFM32 Jade Gecko (EFM32JG1/EFM32JG12)
• EFM32 Pearl Gecko (EFM32PG1/EFM32PG12)
• EFM32 Giant Gecko (EFM32GG11)
• EFM32 Tiny Gecko (EFM32TG11)

EFR32 Wireless Gecko Series 1 consists of:
• EFR32 Blue Gecko (EFR32BG1/EFR32BG12/EFR32BG13)
• EFR32 Flex Gecko (EFR32FG1/EFR32FG12/EFR32FG13/EFR32FG14)
• EFR32 Might Gecko (EFR32MG1/EFR32MG12/EFR32MG13)
2. Power Supply Overview

2.1 Introduction

Although the EFM32 and EFR32 Wireless Gecko Series 1 devices have an exceptionally small average current consumption, proper decoupling is crucial. As for all digital circuits, current is drawn in short pulses corresponding to the clock edges. Particularly when several I/O lines are switching simultaneously, transient current pulses on the power supply can be in the order of several hundred mA for a few nanoseconds, even though the average current consumption is quite small.

These kinds of transient currents cannot be properly delivered over high impedance power supply lines without introducing considerable noise in the supply voltage. To reduce this noise, decoupling capacitors are employed to supplement the current during these short transients.

2.2 Decoupling Capacitors

Decoupling capacitors make the current loop between supply, MCU, and ground as short as possible for high frequency transients. Therefore, all decoupling capacitors should be placed as close as possible to each of their respective power supply pin, ground pin, and PCB (Printed Circuit Board) ground plane.

All external decoupling capacitors should have a temperature range reflecting the environment in which the application will be used. For example, a suitable choice might be X5R ceramic capacitors with a change in capacitance of ±15% over the temperature range -55 to +85 °C (standard temperature range devices) or -55 to +125 °C (extended temperature range devices).

For regulator output capacitors (e.g., DECOUPLE and DCDC), the system designer should pay particular attention to the characteristics of the capacitor over temperature and bias voltage. Some capacitors (particularly those in smaller packages or using cheaper dielectrics) can experience a dramatic reduction in capacitance value across temperature or as the DC bias voltage increases. Any change pushing the regulator output capacitance outside the datasheet specified limits may result in output instability on that supply.

2.3 Power Supply Requirements

An important consideration for all devices is the voltage requirements and dependencies between the power supply pins. The system designer needs to ensure that these power supply requirements are met, regardless of power configuration or topology. Please see the device data sheet for absolute maximum rating and additional details regarding relative system voltage constraints.

**EFM32 Series 1 Power Supply Requirements**

- VREGVDD = AVDD (Must be the highest voltage in the system)
- VREGVDD >= DVDD
- VREGVDD >= IOVDD
- DVDD >= DECOUPLE

**EFR32 Wireless Gecko Series 1 Power Supply Requirements**

- VREGVDD = AVDD (Must be the highest voltage in the system)
- VREGVDD >= DVDD
- VREGVDD >= PAVDD (For 2.4GHz or Dual band devices, PAVDD refers to the device pin. For sub-GHz devices, PAVDD refers to the external power amplifier supply)
- VREGVDD >= RFVDD
- VREGVDD >= IOVDD
- DVDD >= DECOUPLE
Power Supply Pin Overview

Note that not all supply pins exist on all devices. The table below provides an overview of the available power supply pins.

<table>
<thead>
<tr>
<th>Pin Name</th>
<th>Product Family</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AVDD</td>
<td>All devices</td>
<td>Supply to analog peripherals</td>
</tr>
<tr>
<td>DECOUPLE</td>
<td>All devices</td>
<td>Output of the internal Digital LDO. Also, input for the Digital logic power supply</td>
</tr>
<tr>
<td>IOVDD</td>
<td>All devices</td>
<td>GPIO supply voltage</td>
</tr>
<tr>
<td>VBUS</td>
<td>All USB-enabled devices</td>
<td>Primary input to the internal 3.3 V LDO, and the USB 5V sense input. Can be connected to the USB 5V supply. If unused, may be left floating (a weak internal pull-down will ensure the pin remains at ground).</td>
</tr>
<tr>
<td>VREGI</td>
<td>All USB-enabled devices</td>
<td>Secondary input to the internal 3.3 V LDO. Typically connected to the USB 5V supply. If unused, may be left floating (a weak internal pull-down will ensure the pin remains at ground).</td>
</tr>
<tr>
<td>VREGO</td>
<td>All USB-enabled devices</td>
<td>Output of the internal 3.3 V LDO.</td>
</tr>
<tr>
<td>VREGVDD</td>
<td>All devices</td>
<td>Input to the DC-DC converter</td>
</tr>
<tr>
<td>VREGSW</td>
<td>All devices</td>
<td>DC-DC powertrain switching node</td>
</tr>
<tr>
<td>VREGVSS</td>
<td>All devices</td>
<td>DC-DC ground</td>
</tr>
<tr>
<td>DVDD</td>
<td>All devices</td>
<td>DC-DC feedback node and input to the internal Digital LDO</td>
</tr>
<tr>
<td>RFVDD</td>
<td>EFR32 Wireless Gecko Series 1 only</td>
<td>Supply to radio analog and HFXO.</td>
</tr>
<tr>
<td>PAVDD</td>
<td>EFR32 Wireless Gecko Series 1 only</td>
<td>Supply to 2.4 GHz radio power amplifier</td>
</tr>
</tbody>
</table>

2.4 DECOUPLE

All EFM32 and EFR32 Wireless Gecko Series 1 devices include an internal linear regulator that powers the core and digital logic. The DECOUPLE pin is the output of the Digital LDO, and requires a 1 uF capacitor.

The system designer should pay particular attention to the characteristics of the Digital LDO output capacitor over temperature and bias voltage. Some capacitors (particularly those in smaller packages or using cheaper dielectrics) can experience a dramatic reduction in capacitance value across temperature or as the DC bias voltage increases. Any change pushing the regulator output capacitance outside the datasheet specified limits may result in output instability on that supply.
**EFM32xG1 and EFR32xG1 DECOUPLE Pin**

On EFM32xG1 and EFR32xG1 devices, the input supply to the Digital LDO is the DVDD pin and the DECOUPLE pin the output of the LDO.

![Diagram of DVDD and DECOUPLE on EFM32xG1 and EFR32xG1 devices](image)

**Figure 2.1. DVDD and DECOUPLE on EFM32xG1 and EFR32xG1 devices**

**EFM32xG11/12 and EFR32xG12/13/14 DECOUPLE Pin**

On EFM32xG11/12 and EFR32xG12/13/14 devices, the input supply to the Digital LDO is either the AVDD pin (power on default) or the DVDD pin. The DECOUPLE pin the output of the LDO. Note that while supplied from the AVDD pin, the Digital LDO current is limited to 20 mA. After start up, firmware should configure EMU_PWRCTRL_REGPWRSEL to power the Digital LDO from DVDD.

![Diagram of DVDD and DECOUPLE on EFM32xG11/12 and EFR32xG12/13/14 devices](image)

**Figure 2.2. DVDD and DECOUPLE on EFM32xG11/12 and EFR32xG12/13/14 devices**
2.5 IOVDD

The IOVDD pin(s) provide decoupling for all of the GPIO pins on the device. A 0.1 uF capacitor per IOVDD pin is recommend, along with a 10 uF bulk capacitor. The bulk capacitor value may safely be reduced if there are other large bulk capacitors on the same supply (e.g., if IOVDD=AVDD=Main Supply, and there are multiple 10uF capacitors already).

![IOVDD Decoupling Diagram](image)

**Note:** IOVDD should not be supplied from the DC-DC converter on EFM32xG11/12 and EFR32xG12/13/14 devices. At reset, the DC-DC converter defaults to an unconfigured safe state with its output floating such that connected circuits remain unpowered until firmware performs the necessary configuration. Fresh from the factory, a blank device will run the bootloader and fail in its attempt to communicate with a host via the BOOT_RX and BOOT_TX pins without IOVDD power. Use of the debug interface (DBG_SWCLKTCK and DBG_SWDIOTMS) for initial firmware download would, in this case, be similarly fruitless.

2.6 AVDD

The analog peripheral performance of the device is impacted by the quality of the AVDD power supply. For applications with less demanding analog performance, a simpler decoupling scheme for AVDD may be acceptable. For applications requiring the highest quality analog performance, more robust decoupling and filtering is required.

Note that the number of AVDD analog power pins may vary by device and package.

2.6.1 AVDD Standard Decoupling

The figure below illustrates a standard approach for decoupling the AVDD pin(s). In general, the application should include one bulk capacitor ($C_{AVDD}$) of 10 µF, as well as one 10 nF capacitor per each AVDD pin ($C_{AVDD_0}$ through $C_{AVDD_n}$).

![AVDD Standard Decoupling Diagram](image)
2.6.2 AVDD Improved Decoupling

The figure below illustrates an improved approach for decoupling and filtering the AVDD pin(s). In general, the application should include one bulk capacitor ($C_{AVDD}$) of 10 µF, as well as one 10 nF capacitor per each AVDD pin ($C_{AVDD_0}$ through $C_{AVDD_n}$). In addition, a ferrite bead and series 1 Ω resistor provide additional power supply filtering and isolation.

![AVDD Improved Decoupling Diagram](image)

The table below lists some recommended ferrite bead part numbers suitable for AVDD filtering.

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Part Number</th>
<th>Impedance</th>
<th>$I_{MAX}$ (mA)</th>
<th>DCR (Ω)</th>
<th>Operating Temperature (°C)</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>Würth Elektronics</td>
<td>74279266</td>
<td>1 kΩ @ 100 MHz</td>
<td>200</td>
<td>0.600</td>
<td>-55 to +125</td>
<td>0603/1608</td>
</tr>
<tr>
<td>Murata</td>
<td>BLM21BD102SN1D</td>
<td>1 kΩ @ 100 MHz</td>
<td>200</td>
<td>0.400</td>
<td>-55 to +125</td>
<td>0805/2012</td>
</tr>
</tbody>
</table>

2.7 USB (VREGI & VREGO)

Some EFM32 and EFR32 Wireless Gecko Series 1 devices integrate a USB controller and a 3.3V LDO. Power supply decoupling, as well as signalling and control signals, are discussed in Section 6. USB.

2.8 DC-DC

Some EFM32 and EFR32 Wireless Gecko Series 1 devices may take advantage of an onboard DC-DC converter for improved power efficiency. However, due to additional switching noise present on the DC-DC converter output ($V_{DCDC}$), additional filtering components are required.
2.8.1 DC-DC — Unused

When the DC-DC converter is not used, the DVDD pin should be shorted to the VREGVDD pin. VREGSW must be left floating, and VREGVSS should be grounded.

![Figure 2.6. Configuration when the DC-DC converter is unused](image)

2.8.2 DC-DC — Powering DVDD

For the lowest power applications, the DC-DC converter can be used to power the DVDD supply (as well as RFVDD and PAVDD on EFR32 Wireless Gecko Series 1) as shown in the figure below. In this configuration, the DC-DC Output (V_DCDC) is connected to DVDD. In addition to being the DC-DC converter feedback path, the DVDD pin powers the internal Digital LDO which in turn powers the digital circuits.

The system designer should pay particular attention to the characteristics of the DC-DC output capacitor (C_DCDC) over temperature and bias voltage. Some capacitors, particularly those in smaller packages or using cheaper dielectrics, can experience a dramatic reduction in nominal capacitance in response to temperature changes or as the DC bias voltage increases. Any change pushing the DC-DC output capacitance outside the datasheet specified limits may result in output instability on that supply.

![Figure 2.7. DC-DC Converter Powering DVDD](image)

**Note:** C_DCDC was 1.0 µF in some previous revisions of this application note. Although 1.0 µF may still be used, 4.7 µF is now recommended for new designs due to its improved performance under dynamic load conditions and during mode changes. Silicon Labs EFR32xG1 reference radio boards still use 1.0 µF; therefore, the EFR32xG1 software defaults to using 1.0 µF (use of emuDcdcLnCompCtrl_1u0F rather than emuDcdcLnCompCtrl_4u7F). Use of 4.7 µF on EFR32xG1 requires modification of the Low Noise Mode Compensator Control emuDcdcLnCompCtrl value. For EFR32xG12 and later, both the radio reference board hardware and the software default to 4.7 µF.
2.9 Radio (RFVDD & PAVDD) — EFR32 Wireless Gecko Series 1

On EFR32 Wireless Gecko Series 1 devices, the radio power supplies (PAVDD and RFVDD) will typically be powered from one of two sources:

1. The integrated DC-DC converter. This option provides improved power efficiency, although it only supports up to 13 dBm transmit power. And due to additional switching noise present on the DC-DC converter output (V\textsubscript{DCDC}), some additional filtering components may be required.

2. The main supply. This option is less efficient, but requires less filtering components and supports > 13 dBm transmit power.

2.9.1 RFVDD and PAVDD — Powered from DC-DC

Both RFVDD and PAVDD may be powered from the DC-DC converter output (V\textsubscript{DCDC}) for lowest power operation. Note, however, that the maximum transmit power is limited to 13 dBm when PAVDD is powered from V\textsubscript{DCDC}. If higher power is required, PAVDD should be powered from the main supply instead of the DC-DC output.

![RFVDD and PAVDD Decoupling (2.4 GHz application, both supplies powered from DC-DC output)](image)

The minimal BOM option eliminates C\textsubscript{RFVDD1} and C\textsubscript{PAVDD1}, which may allow acceptable RF performance at lower power levels. For more complete details on the minimal BOM option, along with performance comparisons, refer to AN933: EFR32 2.4 GHz Minimal BOM.

<table>
<thead>
<tr>
<th>Application</th>
<th>C\textsubscript{RFVDD}</th>
<th>C\textsubscript{RFVDD1}</th>
<th>L\textsubscript{PAVDD}</th>
<th>C\textsubscript{PAVDD}</th>
<th>C\textsubscript{PAVDD1}</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.4 GHz</td>
<td>220 nF</td>
<td>10 pF</td>
<td>22 nH</td>
<td>220 nF</td>
<td>10 pF</td>
</tr>
<tr>
<td>2.4 GHz (minimal BOM)</td>
<td>220 nF</td>
<td>-</td>
<td>22 nH</td>
<td>220 nF</td>
<td>-</td>
</tr>
<tr>
<td>sub-GHz</td>
<td>220 nF</td>
<td>56-270 pF</td>
<td>100-270 nH</td>
<td>220 nF</td>
<td>56 - 270 pF</td>
</tr>
<tr>
<td>sub-GHz (minimal BOM)</td>
<td>220 nF</td>
<td>-</td>
<td>100-270 nH</td>
<td>220 nF</td>
<td>-</td>
</tr>
</tbody>
</table>

Table 2.4. Recommended L\textsubscript{PAVDD} 22 nH Inductor

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Part Number</th>
<th>Inductance (nH)</th>
<th>I\textsubscript{MAX} (mA)</th>
<th>DCR (Ω)</th>
<th>Operating Temperature (°C)</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>Murata</td>
<td>LQG15HS22NJ02D</td>
<td>22±5%</td>
<td>300</td>
<td>0.420</td>
<td>-55 to +125</td>
<td>0402/1005</td>
</tr>
</tbody>
</table>
2.9.2  RFVDD and PAVDD — Powered from Main Supply

When greater than 13 dBm transmit power is required, PAVDD should be powered directly from the main supply, and RFVDD may be powered from either the main supply or the DC-DC output (\(V_{\text{DCDC}}\)). Note that in this configuration, the \(L_{\text{PAVDD}}\) filter inductor is not shown on the PAVDD input, because the main supply is presumed to be less noisy than \(V_{\text{DCDC}}\).

![Figure 2.9. RFVDD and PAVDD Decoupling (2.4 GHz application, both supplies powered from main supply)](image)

The minimal BOM option eliminates \(C_{\text{RFVDD1}}\) and \(C_{\text{PAVDD1}}\), which may allow acceptable RF performance at lower power levels. For more complete details on the minimal BOM option, along with performance comparisons, refer to AN933: EFR32 2.4 GHz Minimal BOM.

### Table 2.5. RFVDD & PAVDD Decoupling Values, Powered from Main Supply

<table>
<thead>
<tr>
<th>Application</th>
<th>(C_{\text{RFVDD}})</th>
<th>(C_{\text{RFVDD1}})</th>
<th>(L_{\text{PAVDD}})</th>
<th>(C_{\text{PAVDD}})</th>
<th>(C_{\text{PAVDD1}})</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.4 GHz</td>
<td>220 nF</td>
<td>10 pF</td>
<td>—</td>
<td>220 nF</td>
<td>10 pF</td>
</tr>
<tr>
<td>2.4 GHz (minimal BOM)</td>
<td>220 nF</td>
<td>—</td>
<td>—</td>
<td>220 nF</td>
<td>—</td>
</tr>
<tr>
<td>sub-GHz</td>
<td>220 nF</td>
<td>56-270 pF</td>
<td>—</td>
<td>220 nF</td>
<td>56 - 270 pF</td>
</tr>
<tr>
<td>sub-GHz (minimal BOM)</td>
<td>220 nF</td>
<td>—</td>
<td>—</td>
<td>220 nF</td>
<td>—</td>
</tr>
</tbody>
</table>
3. Example Power Supply Configurations

3.1 EFM32 and EFR32 Wireless Gecko Series 1 Configuration after POR

3.1.1 EFM32xG1 and EFR32xG1 Startup Configuration

During power-on reset (POR), EFM32xG1 and EFR32xG1 devices boot up in a safe Startup Configuration that supports all of the available Power Configurations.

In the Startup Configuration:

- The DC-DC converter's bypass switch is on (the VREGVDD pin is shorted internally to the DVDD pin).
- The analog blocks are powered from the AVDD supply pin (EMU_PWRCTRL_ANASW = 0).

After power on, firmware can configure the device based on the external hardware configuration.

Note: Figure 3.1 EFM32xG1 and EFR32xG1 Startup Configuration on page 11 is only provided to show the device startup default supply configuration, and is not a usable application configuration.

![Figure 3.1 EFM32xG1 and EFR32xG1 Startup Configuration](image)
3.1.2 EFM32xG11/12 and EFR32xG12/13/14 Unconfigured Configuration

Upon power-on reset (POR) or entry into EM4 Shutoff (EM4S), EFM32xG11/12 and EFR32xG12/13/14 devices are configured in a safe state that supports all of the available Power Configurations.

In the Unconfigured Configuration:

- The DC-DC converter's bypass switch is off.
- The internal digital LDO is powered from the AVDD pin (EMU_PWRCTRL_REGPWRSEL = 0). Note the maximum allowable current into the LDO when REGPWRSEL = 0 is 20 mA. For this reason, immediately after startup firmware should configure REGPWRSEL = 1 to power the digital LDO from DVDD.
- The analog blocks are powered from the AVDD supply pin (EMU_PWRCTRL_ANASW = 0).

After power on, firmware can configure the device based on the external hardware configuration.

Note: Figure 3.2 EFM32xG11/12 and EFR32xG12/13/14 Unconfigured Configuration on page 12 is only provided to show the device startup default supply configuration, and is not a usable application configuration.
3.2 EFR32 Wireless Gecko Series 1—No DC-DC, 2.4 GHz, <= 13 dBm Example

For space-sensitive or cost-sensitive applications, or when power efficiency isn’t important, the DC-DC converter may be left unused. In this configuration:

- The DC-DC converter is programmed to the off mode, and the bypass switch is off.
- The DVDD pin must be powered externally; typically, it is shorted to the main supply.
- DVDD powers the internal digital LDO (EMU_PWRCTRL_REGPWRSEL = 1 on EFR32xG12/13/14), which powers the digital circuits.
- In addition, RFVDD, PAVDD, IOVDD, and AVDD are all connected to the main supply.
- VREGSW should be left disconnected.

![Diagram of EFR32xG1 No DC-DC, 2.4 GHz, <= 13 dBm Example](image)

Figure 3.3. EFR32xG1 No DC-DC, 2.4 GHz, <= 13 dBm Example
Figure 3.4. EFR32xG12/13/14 No DC-DC, 2.4 GHz, <= 13 dBm Example
3.3 EFR32 Wireless Gecko Series 1—DC-DC, 2.4 GHz, ≤ 13 dBm Example

EFM32 and EFR32 Wireless Gecko Series 1 applications should use the DC-DC converter to maximize power savings. The DC-DC converter requires an external inductor and capacitor, in addition to the standard decoupling capacitors on each power net. For detailed information on the DC-DC converter operation, emlib programming, recommended DC-DC components, and supported power configurations, see application note AN0948: Power Configurations and DC-DC.

For the lowest power radio applications, the DC-DC converter can be used to power the DVDD supply, as well as RFVDD and PAVDD. In this configuration:

- The DC-DC output (V_{DCDC}) is connected to DVDD, which powers the internal digital LDO (REGPWRSEL = 1 on EFR32xG12/13/14), and, therefore, the digital circuits.
- Both radio power supplies (RFVDD and PAVDD) are also powered from the DC-DC output.
- AVDD is connected to the main supply voltage. The internal analog blocks may be powered from AVDD or DVDD, depending on the state of the EMU_PWRCTRL_ANASW bit. Flash is always powered from the AVDD pin.
- IOVDD is connected to the main supply voltage.

![Diagram of EFR32xG1 DC-DC, 2.4 GHz, ≤ 13 dBm Example](image)

**Note:** C_{DCDC} was 1.0 µF in some previous revisions of this application note. Although 1.0 µF may still be used, 4.7 µF is now recommended for new designs due to its improved performance under dynamic load conditions and during mode changes. Silicon Labs EFR32xG1 reference radio boards still use 1.0 µF; therefore, the EFR32xG1 software defaults to using 1.0 µF (use of emuDcdcLnCompCtrl_1u0F rather than emuDcdcLnCompCtrl_4u7F). Use of 4.7 µF on EFR32xG1 requires modification of the Low Noise Mode Compensator Control emuDcdcLnCompCtrl value. For EFR32xG12 and later, both the radio reference board hardware and the software default to 4.7 µF.
Figure 3.6. EFR32xG12/13/14 DC-DC, 2.4 GHz, ≤ 13 dBm Example
3.4 EFR32 Wireless Gecko Series 1—DC-DC, 2.4 GHz, > 13 dBm Example

EFR32 Wireless Gecko Series 1 applications can enable the DC-DC converter to maximize power savings in embedded applications. The DC-DC converter requires an external inductor and capacitor, in addition to the standard decoupling capacitors on each power net. For detailed information on the DC-DC converter operation, emlib programming, recommended DC-DC components, and supported power configurations, see application note AN0948: Power Configurations and DC-DC.

When high power (>13 dBm) radio output power is required, PAVDD should be connected to the main supply. The DC-DC converter can continue to power DVDD and RFVDD. This configuration is illustrated below.

![Figure 3.7. EFR32xG1 DC-DC, 2.4 GHz, > 13 dBm Example](image)

**Note:** $C_{DCDC}$ was 1.0 µF in some previous revisions of this application note. Although 1.0 µF may still be used, 4.7 µF is now recommended for new designs due to its improved performance under dynamic load conditions and during mode changes. Silicon Labs EFR32xG1 reference radio boards still use 1.0 µF; therefore, the EFR32xG1 software defaults to using 1.0 µF (use of emuDcdcLnCompCtrl_1u0F rather than emuDcdcLnCompCtrl_4u7F). Use of 4.7 µF on EFR32xG1 requires modification of the Low Noise Mode Compensator Control emuDcdcLnCompCtrl value. For EFR32xG12 and later, both the radio reference board hardware and the software default to 4.7 µF.
Figure 3.8. EFR32xG12/13/14 DC-DC, 2.4 GHz, > 13 dBm Example
### 3.5 EFM32 Series 1—DC-DC Example

The diagrams below illustrate a typical configuration for EFM32 Series 1 devices using the DC-DC converter.

In this configuration:
- The DC-DC output ($V_{DCDC}$) is connected to DVDD, which powers the internal digital LDO (REGPWRSEL = 1 on EFM32xG11/12), and, therefore, the digital circuits.
- AVDD is connected to the main supply voltage. The internal analog blocks may be powered from AVDD or DVDD, depending on the state of the EMU_PWRCTRL_ANASW bit. Flash is always powered from the AVDD pin.
- IOVDD is connected to the main supply voltage.

![Diagram of EFM32xG1 DC-DC Example](image)

**Figure 3.9. EFM32xG1 DC-DC Example**

**Note:** $C_{DCDC}$ was 1.0 µF in some previous revisions of this application note. Although 1.0 µF may still be used, 4.7 µF is now recommended for new designs due to its improved performance under dynamic load conditions and during mode changes. The Silicon Labs EFM32PG1 Starter Kit board still uses 1.0 µF; therefore, EFM32xG1 software defaults to using 1.0 µF (use of emuDcdcLnCompCtrl_1u0F rather than emuDcdcLnCompCtrl_4u7F). Use of 4.7 µF on EFM32xG1 requires modification of the Low Noise Mode Compensator Control emuDcdcLnCompCtrl value. For all subsequent EFM32 devices, both the Starter Kit hardware and corresponding software default to 4.7 µF.
Figure 3.10. EFM32xG11/12 DC-DC Example
4. Debug Interface and External Reset Pin

4.1 Serial Wire Debug

The Serial Wire Debug (SWD) interface is supported by all EFM32 and EFR32 Wireless Gecko Series 1 devices and consists of the SWCLK (clock input) and SWDIO (data in/out) lines, in addition to the optional SWO (serial wire output). The SWO line is used for instrumentation trace and program counter sampling, and is not needed for flash programming and normal debugging. However, it can be valuable in advanced debugging scenarios, and designers are strongly encouraged to include this along with the other SWD signals.

Connections to the standard ARM 20-pin debug header are shown in the following figure. Pins that are connected to the microcontroller should be left unconnected.

![Diagram showing connections between Gecko Device and ARM 20 Pin Header](image)

**Figure 4.1. Connecting the Gecko Device to an ARM 20-pin Debug Header**

**Note:**

1. The $V_{\text{target}}$ connection does not supply power. The debugger uses $V_{\text{target}}$ as a reference voltage for its level translators.
2. PF2 is the default location for the SWO signal and is adjacent or in close proximity to PF0 (SWCLK) and PF1 (SWDIO) on any given package. SWO can be mapped to certain other pins. Refer to the datasheet for the device in question.
4.2 JTAG Debug

EFM32 and EFR32 Wireless Gecko Series 1 devices optionally support JTAG debug using the TCLK (clock), TDI (data input), TDO (data output), and TMS (input mode select) lines. TCLK is the JTAG interface clock. TDI carries input data, and is sampled on the rising edge of TCLK. TDO carries output data and is shifted out on the falling edge of TCLK. Finally, TMS is the input mode select signal, and is used to navigate through the Test Access Port (TAP) state machine.

Note: The JTAG implementation on EFM32 and EFR32 Wireless Gecko Series 1 devices does not support boundary scan testing. It can operate in pass-through mode and participate in a chain with other devices that do implement JTAG for firmware programming or boundary scan purposes.

The connection to an ARM 20-pin debug connector is shown in the following figure. Pins with no connection should be left unconnected.

![JTAG Debug Diagram](image-url)

**Figure 4.2. Connecting the EFM32 and EFR32 Wireless Gecko Series 1 Device to an ARM 20-pin Debug Header**

Note: The $V_{\text{target}}$ connection does not supply power. The debugger uses $V_{\text{target}}$ as a reference voltage for its level translators.

4.3 External Reset Pin (RESETn)

EFM32 and EFR32 Wireless Gecko Series 1 processors are reset by driving the RESETn pin low. A weak internal pull-up device holds the RESETn pin high, allowing it to be left unconnected if no external reset source is required. Also connected to RESETn is a low-pass filter to prevent noise glitches from causing unintended resets. The characteristics of the pull-up device and input filter are identical to those present on any GPIO pin and are specified in the device data sheet.

Note: The internal pull-up ensures that the reset is released. When the device is not powered, RESETn must not be connected to an external pull-up to an active supply or otherwise driven high as this could damage the device. This is especially critical when using back-up power mode. Because the internal pull-up device is automatically switched to the back-up power rail, it can back-power other devices in the system through an external pull-up connected to RESETn.
5. **External Clock Sources**

5.1 **Introduction**

EFM32 and EFR32 Wireless Gecko Series 1 devices support different external clock sources to generate the high and low frequency clocks in addition to the internal LF and HF RC oscillators. The possible external clock sources for both the LF and HF domains are external oscillators (square or sine wave) or crystals/ceramic resonators. This section describes how external clock sources should be connected.

For additional information on the external oscillators, refer to the application note AN0016: Oscillator Design Considerations. Application notes can be found on the Silicon Labs website (www.silabs.com/32bit-appnotes) or in Simplicity Studio.

5.2 **Low Frequency Clock Sources**

An external low frequency clock can be supplied from a crystal/ceramic resonator or from an external clock source.

5.2.1 **Low Frequency Crystals and Ceramic Resonators**

A crystal or ceramic resonator is connected as shown in Figure 5.1 Low Frequency Crystal on page 23 across the LFXTAL_N and LFXTAL_P pins on EFM32 and EFR32 Wireless Gecko Series 1 devices. This circuit is valid for both crystals and ceramic resonators.

![Figure 5.1. Low Frequency Crystal](image)

The difference between this crystal configuration and that of the EFM32 and EZR32 Wireless MCU Series 0 devices is that the need for external load capacitors has been eliminated. These load capacitors are now on-chip and are tuned by register bit fields under software control. EFM32 and EFR32 Wireless Gecko Series 1 devices support low frequency crystals with load capacitance in the range of 6 pF to 18 pF. Check device specific data sheets and reference manuals for load capacitance values and tuning instructions.
5.2.2 Low Frequency External Clocks

EFM32 and EFR32 Wireless Gecko Series 1 devices can source a low-frequency clock from an external source such as a TCXO or VCXO. To select a proper external oscillator, consider specifications such as frequency, aging, stability, voltage sensitivity, rise and fall time, duty cycle, and signal levels. The external clock signal can either be a square wave or sine wave with a frequency of 32.768 kHz. The external clock source must be connected as shown in Figure 5.2 Low Frequency External Clock on page 24.

When a square wave source is used, the LFXO buffer must be placed in bypass mode (LFXOCTRL_MODE = DIGEXTCLK). The clock signal must toggle between 0 and VDD and the duty cycle must be 50%. When a sine wave source is used (LFXOCTRL_MODE = BU-FEXTCLK), the amplitude must be a minimum of 200 mV single-ended, which is buffered through the AC-coupled input of the LFXO.

![Figure 5.2. Low Frequency External Clock](image)

5.3 High Frequency Clock Sources

The high frequency clock can be sourced from a crystal or ceramic resonator or from an external square or sine wave source.

5.3.1 High Frequency Crystals and Ceramic Resonators

A crystal or ceramic resonator is connected as shown in Figure 5.3 High Frequency Crystal Oscillator on page 24 across the HFXTAL_N and HFXTAL_P pins on EFM32 and EFR32 Wireless Gecko Series 1 devices. This circuit is valid for both crystals and ceramic resonators.

The difference between this crystal configuration and that of the EFM32 and EZR32 Wireless MCU Series 0 devices is that the need for external load capacitors has been eliminated. These load capacitors are now on-chip and are tuned by register bit fields under software control. EFM32 and EFR32 Wireless Gecko Series 1 devices support high frequency crystals with load capacitance in the range of 6 pF to 12 pF. Check device specific data sheets and reference manuals for load capacitance values and tuning instructions.

![Figure 5.3. High Frequency Crystal Oscillator](image)

**Note:** Some devices are subject to the 38 - 40 MHz frequency range for the high frequency crystal oscillator, whereas other devices support a wider frequency range. Please consult the device-specific data sheet for more information.
5.3.2 High Frequency External Clocks

EFM32 and EFR32 Wireless Gecko Series 1 devices can source a high-frequency clock from an external source such as a TCXO or VCXO. To select a proper external oscillator, consider specifications such as frequency, aging, stability, voltage sensitivity, rise and fall time, duty cycle, and signal levels. The external clock signal can either be a square wave or sine wave with a frequency in the range as specified by the datasheet for the HFXO on the device in question.

Unlike the LFXO, which has specific modes for a buffered or digital external clock, the HFXO has more limited external clock input flexibility on some EFM32 and EFR32 Wireless Gecko Series 1 family members. Refer to the device-specific datasheet and reference manual for the options and limitations when sourcing a high-frequency clock.

Table 5.1. High Frequency External Clock Input Options

<table>
<thead>
<tr>
<th>Devices</th>
<th>HFXTAL_N Pin Limited Input Voltage Range</th>
<th>Select External Clock Type via CMU_HFXOCTRL Register</th>
<th>CMU_CLKI0 External Clock Input Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>EFM32xG1</td>
<td>Y</td>
<td>N</td>
<td>Y</td>
</tr>
<tr>
<td>EFR32xG1</td>
<td></td>
<td>N</td>
<td>N</td>
</tr>
<tr>
<td>EFM32xG12</td>
<td>Y</td>
<td>Y</td>
<td>N</td>
</tr>
<tr>
<td>EFR32xG12</td>
<td></td>
<td></td>
<td>Y</td>
</tr>
<tr>
<td>EFR32xG13</td>
<td></td>
<td></td>
<td>Y</td>
</tr>
<tr>
<td>EFR32xG14</td>
<td></td>
<td></td>
<td>Y</td>
</tr>
<tr>
<td>EFM32GG11</td>
<td>N</td>
<td>Y</td>
<td>Y</td>
</tr>
<tr>
<td>EFM32TG11</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note:
1. The HFXO pins on all EFR32 Wireless Gecko Series 1 devices are subject to an absolute maximum input voltage range of -0.3V to 1.4V.

When an external high-frequency clock is sourced via the HFXO, it must be connected as shown in Figure 5.4 External High Frequency Clock on page 25.
6. USB

Some EFM32 Series 1 devices integrate a USB controller and a 3.3V LDO. The sections below illustrate several different configurations for connecting and decoupling the USB power, signalling, and control signals.

To avoid violating the USB specification, the total capacitance on $V_{USB}$ should not exceed 10 µF. Consult AN0046: USB Hardware Design Guide for detailed hardware guidance for USB applications.

6.1 USB Self-Powered

In a typical EFM32 Series 1 self-powered USB device application, the internal 3.3V voltage regulator is used to power the PHY only (although it may also be used to power other external components), and the rest of the system is powered from an external 1.8V to 3.8V supply. Note that per USB compliance specifications, the supply to the USB PHY must meet be between 3.0V and 3.6V.

If unused, the VREGI input may be left floating; a weak internal pull-down ensures that this pin remains at ground.

Note that bypass capacitors unrelated to USB are not shown below.

Note: EFM32GG11 devices prior to Rev B require zero series resistance on USB_DP and USB_DM.

Figure 6.1. Self-Powered USB Application
6.2 USB Bus-Powered

A typical EFM32 Series 1 USB bus-powered device configuration is shown in Figure 6.2 Bus-Powered USB Application on page 27. In this configuration, the USB 5V supply powers the internal 3.3V voltage regulator to supply power to the USB PHY and the EFM32 Series 1 at 3.3V. The voltage regulator output (VREGO) may also be used to power other components in the system. Note that per USB compliance specifications, the supply to the USB PHY must meet be between 3.0V and 3.6V.

If unused, the VREGI input may be left floating; a weak internal pull-down ensures that this pin remains at ground.

Note that bypass capacitors unrelated to USB are not shown below.

![Diagram showing USB bus-powered configuration](image)

Note: EFM32GG11 devices prior to Rev B require zero series resistance on USB_DP and USB_DM.

Figure 6.2. Bus-Powered USB Application
### 6.3 USB Dual-Powered

A dual-powered USB configuration is shown in Figure 6.3 Dual-Powered USB Application on page 28. This configuration is useful for extending the life of battery-powered devices, as it allows a battery- or externally-powered device to switch its power supply to the USB 5V supply when connected to a USB host. An internal switch allows the voltage regulator supply input to seamlessly switch the 3.3V LDO input between a battery (or other external supply) on the VREGI pin and the USB 5V supply on the VBUS pin.

Typically, firmware would configure the block to allow the 3.3V LDO to be sourced from the higher of the two supply inputs (VREGI or VBUS). When unused, or unconnected, the VREGI and VBUS inputs will be pulled to ground through a weak internal pull-down.

Note that bypass capacitors unrelated to USB are not shown below.

![Figure 6.3. Dual-Powered USB Application](image)

**Note:** EFM32GG11 devices prior to Rev B require zero series resistance on USB_DP and USB_DM.
6.4 USB Host

A typical EFM32 Series 1 host configuration using an external 5 V step-up regulator is shown in Figure 6.4 Host USB Application on page 29.

In Host configuration, the internal 3.3 V LDO is unused, and the VREGO pin is driven directly from an external 3.0 V to 3.6 V source. The VBUS input is still used for USB 5V detection.

If unused, the VREGI input may be left floating - a weak internal pull-down will ensure this pin remains at ground.

In host mode, the minimum USB 5V decoupling capacitance is 120uF. Note that bypass capacitors unrelated to USB are not shown below.

Note: EFM32GG11 devices prior to Rev B require zero series resistance on USB_DP and USB_DM.

Figure 6.4. Host USB Application
7. Backup Power Domain

7.1 Overview

EFM32 Series 1 Giant Gecko and Tiny Gecko devices can be partly powered by a backup battery. These devices have a dedicated power domain connected to the RTCC and its 128 bytes of retention registers along with the CRYOTIMER that can be retained in the event main power is lost. When this happens, the system enters a low energy mode, equivalent to EM4 Hibernate, and automatically switches over to the backup power supply.

**Note:** The power supply relationship requirements given in must always be adhered to. This means that even when the main supply (VREGVDD/AVDD) falls, these relationships must stay valid, i.e. IOVDD must be less than or equal to AVDD in all scenarios.

7.2 Connections

The backup power domain interface consists of three pins. BU_VIN is connected directly to the backup power supply and is the only one required for operation. BU_VOUT is used to power external devices from the backup supply, while BU_STAT is simply driven to BU_VIN when backup mode is active and to ground otherwise.

![Backup Power Domain Diagram](image)

**Note:** All three pins are shared with GPIO and peripheral functionality and must be configured as follows for proper backup domain operation:

- Disabled via its mode register (GPIO_Px_MODEL/GPIO_Px_MODEH)
- Output set to 0 in GPIO_Px_DOUT (if set, the pin is pulled up, even when disabled)
- Locked by setting its respective bit in GPIO_Px_PINLOCKN
Allowable sources for the backup supply input include batteries and supercapacitors with output voltages in the same range as that permitted for the device. Charging of the backup power source via the main power supply is possible. Low current external circuitry can also be connected to the BU_VOUT pin and powered by the backup power supply when along with the on-chip backup domain when main power fails.

**Note:** When using this feature, it is imperative that such circuits are not connected to or are otherwise electrically isolated from the rest of the system. Failure to observe this requirement will result in some level of back-powering and rapid depletion of the backup supply.
8. Revision History

Revision 1.52
August, 2018
• Updated series resistance on USB_DP and USB_DM to 33 Ohms, except in the case of EFM32GG11 rev A/X (which requires zero ohms).

Revision 1.51
May, 2018
• Clarified that the PAVDD pin is only the supply input for the 2.4 GHz power amplifier (for sub-GHz, the power amplifier is powered externally).

Revision 1.50
January, 2018
• Removed EFM32JG13 and EFM32PG13 part compatibility.
• The note regarding decoupling capacitors in has been reworded to reflect what the EFM32PG1 Starter Kit uses versus the Starter Kits for subsequent EFM32 Series 1 devices.

Revision 1.49
September, 2017
• Added references to EFR32xG14.
• Added references to EFM32TG11.
• Added backup domain section.
• Section High Frequency External Clocks rewritten to reflect differences between EFM32xG1 and EFR32xG1 and later Series 1 family members.

Revision 1.48
June, 2017
• Added reference to EFM32GG11.
• Added VBUS to Power Supply Pin Overview.
• Renamed USB_VREGO and USB_VREGI to VREGO and VREGI.
• Added Section USB.

Revision 1.47
January, 2017
• Split application note into multiple application notes, based on family.
• Updated content for EFM32xG11/12 and EFR32xG12/13/14 devices.
• Changed default DCDC output capacitor from 1.0 uF to 4.7 uF.
• Added note advising the system designer to check the capacitance vs temperature characteristics for regulator and dc-dc output capacitors.
Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information
Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOModem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.