AN1081: Integrated Passive Devices for EFR32 Sub-GHz RF Matching

The external RF matching network for EFR32 devices supporting sub-GHz band operation may be further simplified by integrating all components in a single, Integrated Passive Device (IPD). This application note covers the various aspects of utilizing an IPD in an EFR32 design.

EFR32 devices supporting sub-GHz frequency bands utilize an external matching network. This network serves several purposes, including impedance transformation from a 50 Ω antenna to the optimum transmit and receive path impedances for EFR32, single-ended to differential conversion, and lowpass filtering to minimize transmit harmonics and receive out-of-band interference. This network is often implemented by discrete components. Some applications, however, benefit in terms of minimized space, bill of materials, and complexity by integrating all in a single ceramic device, the IPD.

Readers interested in a detailed description of the discrete sub-GHz matching network should refer to AN923: EFR32 sub-GHz Matching Guide.

**KEY POINTS**

- Integrated Passive Devices (IPDs) simplify the EFR32 sub-GHz RF matching network design, reducing complexity and PCB board space by 70%
- IPDs are available from leading RF ceramics providers supporting common sub-GHz bands
- Including IPDs in EFR32 designs is made straightforward with a few hardware and software design considerations
1. Supported Devices and Bands

IPDs are available from leading RF ceramics providers for common bands. As with the discrete EFR32 matching networks, IPDs are optimized for a specific frequency, target output power, and supply voltage. Available designs are listed in the following table.

Table 1.1. IPD Devices for EFR32

<table>
<thead>
<tr>
<th>Band</th>
<th>TX Power</th>
<th>VDDPA</th>
<th>Manufacturer</th>
<th>Part Number</th>
<th>SGPACTUNE Register, TX</th>
<th>SGPACTUNE Register, RX</th>
</tr>
</thead>
<tbody>
<tr>
<td>434</td>
<td>+14 dBm</td>
<td>1.8 V</td>
<td>Murata</td>
<td>LFD21433MMF5E258</td>
<td>22</td>
<td>0</td>
</tr>
<tr>
<td>868</td>
<td>+14 dBm</td>
<td>1.8 V</td>
<td>Murata</td>
<td>LFD21868MMF5E233</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>868</td>
<td>&gt; +14 dBm</td>
<td>3.3 V</td>
<td>Johanson</td>
<td>0896BM15_0027S</td>
<td>5</td>
<td>0</td>
</tr>
<tr>
<td>868</td>
<td>+14 dBm</td>
<td>1.8 V</td>
<td>Johanson</td>
<td>0896BM15_0027S</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>868</td>
<td>&gt; +14 dBm</td>
<td>3.3 V</td>
<td>Johanson</td>
<td>0896BM15_0027S</td>
<td>5</td>
<td>0</td>
</tr>
</tbody>
</table>
2. Implementation

Incorporation of an IPD in an EFR32 design is straightforward with a few additional considerations in PCB and firmware designs.

2.1 PCB Design

PCB design is straightforward with focus on minimizing trace lengths and parasitic reactances.

Key considerations include:

- Grounding of IPD ground pins: All should have a clear / straightforward return path to the main RF ground, typically on the PCB plane below the IPD and RFIC.
- Antenna Connection: Provide a 50 Ω controlled impedance connection from IPD ANT port to antenna. This net should include a 56 pF ac coupling capacitor $C_{COUPLE}$ as some IPD designs' antenna ports are dc-coupled.
- DC Bypass Capacitor, $C_{BYPASS}$: 56 pF

The reference RF section schematic and layout and recommended PCB land pattern are shown in the figures below.

Refer to AN928: EFR32 Layout Design Guide for additional EFR32 PCB design guidance.
Figure 2.2. RF Section Reference Layout

Figure 2.3. IPD Land Pattern

**Note:** Darker colors denote pads. Lighter colors denote recommended ground fill beneath the device. Pads 0.3 mm x 0.5 mm, 10 places.
2.2 Firmware/Software

As with the discrete design, there are a few firmware configuration items to consider when using the IPD, including:

- **PA initialization:** Includes VDDPA source, etc.
- **PA dBm curve optimization:** The dBm-based API input refers back to a curvefit to determine the correct PA device settings. This curve is slightly different for each match and should be optimized. As well, the offset value may be different for different RF front ends.
- **PA tuning (sgpactune value):** This is an internal tuning value, optimized for each matching network, supply voltage, and frequency. Optimal values have been determined by Silicon Labs and the IPD manufacturer and are listed in Table 1.1 IPD Devices for EFR32 on page 2.

Refer to the RAIL API programming literature for details on the API calls required to implement these items.
Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information
Silicon Laboratories Inc., Silicon Laboratories®️, Silicon Labs®, SiLabs®️ and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®️ and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.