



AN1321: Configuring Peripherals for 32 Bit Devices with Zigbee EmberZNet 7.0 and Higher

Peripherals for Zigbee devices, running applications built with EmberZNet SDK 7.0 and higher, are configured using the Pin Tool in Simplicity Studio® 5. The Pin Tool simplifies peripheral configuration by presenting peripherals and peripheral properties in a graphical user interface. For some SDKs, many peripherals can also be configured in the Simplicity IDE as component options.

If you are developing with the EmberZNet SDK 6.10.x and lower, see *AN1115: Configuring Peripherals for 32-Bit Devices using Hardware Configurator*.

KEY POINTS


- Introducing peripheral configuration
- Using the Pin Tool in Simplicity Studio
- Pin Tool functions

1 Introduction

Pin Tool is an advanced graphical editor that allows developers to easily configure the peripherals on their Zigbee system. It provides three configuration perspectives to let the developers intuitively map physical pins and peripheral instances to software components on the target device.

Pin Tool editor is also flexible enough to be used in different development flows. The bottom-up approach lets developers start configuration with pins and connect them to functions/peripherals and then software components. However, an opposite but equally effective top-down approach lets developers start with software component selections for peripherals and work down to peripheral functions and pins when required.

When a Zigbee application project is first created, an initial set of header files are provided to the new project based on the target board's configurations, EmberZNet SDK version, and so on, as shown in the following figure. Any subsequent customization of the peripherals can be made through the Pin Tool. Developers using EmberZet can also modify hardware options through the Component Editor. All customizations and changes through Pin Tool are updated to the configuration header files which are included by the application.



The C header files with hardware-specific configurations are used and monitored by the Pin Tool. These files can be found in the following project directory. The hardware-specific configurations are stored in the **Pin Config** section of the generated C header files.


```
<workspace>/<project>/config/
```

2 Using the Pin Tool


This chapter discusses the basic operation and functions of the Pin Tool. Before proceeding to the next section, it may be helpful to understand the GPIO functionality and peripheral signal routing controls of the target devices by reviewing *AN0012: General Purpose Input Output*, device datasheets, and reference manuals.

2.1 Opening the Pin Tool in Simplicity Studio

Open Pin Tool directly by double-clicking on the `<project>.pintool` file in the Project Explorer, as shown in the following figure.



Pin Tool may also be started from the Project Configurator's CONFIGURATION TOOLS tab.



2.2 Pin Tool Functions

The following figure shows the Pin Tool editor window once it is open. The left “Port I/O” pane shows the device package’s Port I/O view. The right “Configure” has three tabs –Pin, Functions, and Peripherals. Each of these tabs gives a different detailed perspective with which to configure the hardware.

DefaultMode Port I/O: PORTIO

125-pin BGA, 7x7 - (top view)

Configure

Pin #	Pin Name	Function	Custom Pin Name	Software Component
M13	PA0	USART0_TX		IO Stream: USART (vcom) :
L13	PA1	USART0_RX		IO Stream: USART (vcom) :
L12	PA2	USART0_CTS		IO Stream: USART (vcom) :
K13	PA3	USART0_RTS		IO Stream: USART (vcom) :
K12	PA4	GPIO mode		MX25 Flash Shutdown with
J13	PA5	GPIO mode		Board Control : SL_BOARD.
J12	PA6			
J11	PA7			
H13	PA8			
H12	PA9			
F12	PB6			
E13	PB7			
E12	PB8			
D13	PB9			
D12	PB10	GPIO mode		Board Control : SL_BOARD.
D11	PB11			
C13	PB12	PTI_DOUT		RAIL Utility, PTI : SL_RAIL_U
C12	PB13	PTI_DFRAME		RAIL Utility, PTI : SL_RAIL_U
C11	PB14			
C10	PB15			
A5	PC0			
B5	PC1			
C5	PC2			
A4	PC3			
B4	PC4			
A3	PC5			
B9	PC6			
A8	PC7			
B8	PC8			
A7	PC9			
B7	PC10			


2.2.1 Port I/O Pane

The Port I/O Pane is essentially a Pinout diagram that displays the physical pin locations on the target device package.

The Pinout diagram has the following color coding:

- Pins in blue are in use
- Pins in white are unused.
- Pins in red show **unallowed** conflicts with two or signals going into the same pin.
- Pins in orange show **allowed** conflicts with two or more signals going into the same pin (not shown in the diagram).
- Pins, such as E5/Vss, are greyed out because they are unavailable for configuration
- All pins configured for GPIO modes are marked by the boldfaced letter **G**.
- When one or more pins are selected in the Configure panel (e.g., K13), the corresponding pins are highlighted in yellow.

DefaultMode Port I/O: PORTIO




125-pin BGA, 7x7 - (top view)



Configure

Pins	Functions	Peripherals
Pin #	Pin Name	Function
M13	PA0	USART0_TX
L13	PA1	USART0_RX
L12	PA2	USART0_CTS
K13	PA3	USART0_RTS
K12	PA4	GPIO mode
K11	PA5	GPIO mode
E12	PB8	
D13	PB9	
D12	PB10	GPIO mode
D11	PB11	
C13	PB12	PTI_DOUT
C12	PB13	PTI_DFRAME
C11	PB14	
C10	PB15	
A5	PC0	
B5	PC1	
C5	PC2	
A4	PC3	
B4	PC4	
A3	PC5	
B9	PC6	
A8	PC7	
B8	PC8	
A7	PC9	
B7	PC10	

The Zoom controls at the lower left corner of the Port I/O pane provide a convenient way to zoom in to a specific location on the Pinout diagram to see more detailed information of a given pin.



A printable report can be generated by right-clicking the pinout diagram and selecting **Pin Configuration Report**. This opens a report as a webpage in a browser that can be saved, printed, or archived. The **Module Configuration Report** option generates a similar set of tables organized by module rather than by pin order.

Module Configuration Report

Part: pin_tool.EFR32MG12P432F1024GL125

Package: 125-pin BGA, 7x7

DefaultMode

DBG_SWV

Selected location: 0

Signal	Pin Name
SWV	PF2

PTI_DFRAME

Selected location: 6

Signal	Pin Name
DFRAME	PB13

PTI_DOUT

Selected location: 6

Signal	Pin Name
DOUT	PB12

Reserved Pins

Signal	Pin Name
PB10	PB10

Pin Configuration Report

Part: pin_tool.EFR32MG12P432F1024GL125


Package: 125-pin BGA, 7x7

DefaultMode

Pin #	Pin Name	IO Mode	Signals
A1	PF3	Disabled	
A2	PF1	Disabled	
A3	PC5	Disabled	
A4	PC3	Disabled	
A5	PC0	Disabled	
A6	PC11	Disabled	
A7	PC9	Disabled	
A8	PC7	Disabled	
B1	PF8	Disabled	
B2	PF2	Disabled	DBG_SWV
B3	PF0	Disabled	
B4	PC4	Disabled	
B5	PC1	Disabled	
B6	PJ14	Disabled	
B7	PC10	Disabled	
B8	PC8	Disabled	
B9	PC6	Disabled	
C1	PF11	Disabled	
C2	PF10	Disabled	
C3	PF9	Disabled	
C5	PC2	Disabled	
C6	PJ15	Disabled	


2.2.2 Pins Tab

The Pins tab gives a **pin-centric** table view of the device, similar to the datasheet's GPIO Functionality Table. The Pins table lets the user assign any valid alternate function to a pin, as shown in the following drop-down menu under the Function column.




The Search box shown in the above figure allows user to quickly locate a Pin in a table.

Once a pin and the function have been chosen, the software component can be selected from the Software Component drop-down menu for the pin. The following figure shows the pin PA4 has been configured for GPIO mode and assigned to the software component **MX25 Flash Shutdown with usart**. Alternatively, the user can assign the pin through the Component Editor.



As a convenience, the user can open the Component Editor for a given component by double-clicking the blue circle in the “Software Component” cell as shown below.




The “Custom Pin Name” column allows users to enter the custom pin name for a given pin.

2.2.3 Functions Tab


The Functions tab provides an alternate **function-centric** view of the device, similar to the datasheet's Alternate Functionality Table. The Functions tab lets the user assign available pins to an alternate function.

The valid pin for a specific alternate function can be selected from the drop-down menu in the “Pin Name” column. The blue dot for a pin in the same drop-down menu indicates the pin is already in use. The Component Editor can be opened for the entries in the “Software Component” column.




2.2.4 Peripherals Tab

The Peripherals tab shows a list of the peripherals on the device and their mapping to software components. The drop-down menu allows the user to select an available software component for a specific peripheral, as shown in the following figure.



The Software Component cell for a peripheral appears grey when no software component that uses the peripheral exists, and white when one exists but has not been assigned. The user can also provide a custom name for a given peripheral in the “Custom Peripheral Name” column.



Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!



IoT Portfolio
www.silabs.com/IoT



SW/HW
www.silabs.com/simplicity



Quality
www.silabs.com/quality



Support & Community
www.silabs.com/community

Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

Note: This content may contain offensive terminology that is now obsolete. Silicon Labs is replacing these terms with inclusive language wherever possible. For more information, visit www.silabs.com/about-us/inclusive-lexicon-project

Trademark Information

Silicon Laboratories Inc.[®], Silicon Laboratories[®], Silicon Labs[®], SiLabs[®] and the Silicon Labs logo[®], Bluegiga[®], Bluegiga Logo[®], EFM[®], EFM32[®], EFR, Ember[®], Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Redpine Signals[®], WiSeConnect, n-Link, ThreadArch[®], EZLink[®], EZRadio[®], EZRadioPRO[®], Gecko[®], Gecko OS, Gecko OS Studio, Precision32[®], Simplicity Studio[®], Telegesis, the Telegesis Logo[®], USBXpress[®], Zentri, the Zentri logo and Zentri DMS, Z-Wave[®], and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA

www.silabs.com