The Si8281 and Si8283 products have an integrated isolated gate driver with an isolated dc-dc controller. The controller’s internal switch can drive an external transformer directly to generate isolated voltages to power the driver’s output. This integration allows the Si8281 and Si8283 products to operate with a single 3-5V input supply while generating isolated positive and negative voltages optimized for MOSFET and IGBT switching operations. This functionality eliminates the complexity of having a separated dc-dc circuit and performance limiting issues when a bootstrapping circuit is used in the driver high-side half-bridge configuration. This application note provides guidance for selecting external components necessary for the operation of the dc-dc controller.

The figure below shows the minimum external components required for the Si8281, Si8283 asymmetric half bridge fly back dc-dc circuit. They include a blocking capacitor C_b, input capacitor C_2, fly back transformer T_1, diodes D_1 and D_2, output capacitors C_26 and C_27, voltage sense resistors R_1 and R_2, and compensation network components R_COMP and C_COMP. Note that RFSW and the CSS are used only on the Si8283 product to select the dc-dc switching frequency and set maximum start-up duration.

KEY POINTS

- Theory of Operation
- Power transfer states & State Waveforms
- Blocking Cap and XFRM Power Split
- Transformer Design
- Compensation and Loop Stability
- Input and Output Caps
- Design Example
1. Introduction

The Si8281, Si8283 dc-dc controller is designed to operate with input voltages between 3.3-5.5V and generate isolated supply voltages for the integrated gate driver. The Si8281 operates at a fixed 250 kHz switching frequency while the Si8283 has programmable switching frequency ranging from 100 kHz to 1 MHz through the selection of the external RSW resistor and CSS capacitor. The controller operates in closed loop feedback across the isolation to achieve high level of output voltage accuracy and regulation for output power level up to 2 W with 5 V input and 1W with 3.3 V input. The inrush current is controlled to ramp up smoothly during start up. The Si8281 has a 40 ms soft-start period and the Si8283 soft-start period can be set with the value of the CSS.

The external transformer is driven by the controller’s internal switches, and with the proper transformer N ratio, it produces the desired output voltage for a given input voltage level. It is possible to have two secondary windings to generate positive and negative voltages for the gate driver output stage. The controller provides one close loop regulation for the entire transformer secondary windings and the transformer splits the output voltages to generate VDDB and VSSB according to the secondary winding ratio.
2. Theory of Operation

The Figure below shows the Si8281-Si8283 dc-dc application circuit. The left side primary circuit has the internal SH-SL half-bridge power switches to drive the L-C series circuit comprised of the Lp transformer primary winding and the Cb capacitor between Vin and GND. The transformer secondary split windings are connected to the output diodes D1 and D2 to generate VDDB and VSSB on C6 and C27 bypass capacitors. The R1 and R2 form the closed loop feedback divider circuit, and RC and CC establish the compensation circuit.

![Diagram of Si8281, Si8283 DC-DC Circuits](image)

Figure 2.1. Si8281, Si8283 DC-DC Circuits

The Si8281, Si8283 dc-dc converter operates in two main power states. In the first state (t0–t1), current from Vin charges the energy-storage elements Cb and Lp and this stored energy is delivered to the output during the second dc-dc state (t1–t3). The sections below discuss the two converter operating states in detail.
Figure 2.2. Si8281, Si8283 DC-DC State Waveforms
2.1 DC-DC State 1 (t0–t1): Storing Energy on Cb and Lp

The Figure below shows the dc-dc current flow during state 1. The SL switch conducts (SH is off) and the current flows starting from Vin through the Cb-Lp series circuit to ground. This current flow stores energy in Cb and Lp causing the voltage, and current to increase in Cb and Lp correspondingly. Notice that in this state, the voltages generated on the secondary windings are in reversed polarity with the diode D1 and D2 and consequently no current flows in the secondary circuits.

As shown on the figure above, the SL/SH switches, Lp, and Cb form a basic synchronous buck circuit. Therefore, according to the buck converter topology, the voltage across Cb is directly proportional to the SL switch’s on time D.

\[ V_{\text{Cb}} = D V_{\text{in}} \]

For optimum Si8281, Si8283 dc-dc operation it is strongly recommended to keep the duty cycle \( D \leq 0.3 \)

Equation 1.

Assuming the voltage drop across the SL switching device is negligible, the inductor voltage is equal to Vin less \( V_{\text{Cb}} \).

\[ V_{\text{Lp}} = V_{\text{in}} - V_{\text{Cb}} \]

Equation 2.

Combine Equation 1 and Equation 2, we get the inductor voltage equation:

\[ V_{\text{Lp}} = V_{\text{in}}(1 - D) \]

Equation 3.

The inductance of the primary LP inductor can be expressed as:

\[ L_p = \frac{V_{\text{Lp}} \Delta t}{I_{\text{LP}}} \]

Equation 4.
The SL switch on time duration $\Delta t$ is the product of the duty cycle $D$ and period of the switching frequency period $1/F_{SW}$:

$$\Delta t = \frac{D}{F_{SW}}$$

Equation 5.

By substituting $\Delta t$ from Equation 5 and $V_{LP}$ from Equation 3 into Equation 4 and simplifying, we get the transformer primary inductor equation $L_p$.

$$L_p = \frac{V_{in}D(1 - D)}{F_{SW}I_{LP}}$$

Equation 6.

The current flow during state 1 increases voltage across $C_b$ and the $L_p$ current. Energy storage in these elements can be expressed as.

$$E_{Cb} = \frac{1}{2}C_b\Delta V_{Cb}^2$$

Equation 7.

$$E_{LP} = \frac{1}{2}L_{LP}I_{LP}^2$$

Equation 8.

The energies expressed in Equation 7 and Equation 8 are the energies transferred from the input voltage’s ($V_{in}$) charging of the storage components $C_b$ and $L_p$ during dc-dc state 1. These energies will be transferred to the output during the dc-dc state 2 as described in the following sections.
2.2 DC-DC State 2 (t1–t3): Energy Transfer

The Energy Transfer state 2 begins when switch SL transitions to the off state and switch SH is turned on. The stored energies in Lp and Cb during state 1 is transferring to the output in two consecutive steps.

- The first step of power transfer (t1–t2 of Figure 2.2 Si8281, Si8283 DC-DC State Waveforms on page 3) begins instantly after SL turns off and SH turns on and is illustrated in the figure below. The current on Lp continues to flow in the same direction (as of the end of the dc–dc state 1) but is now diverted to flow across SH switch towards the Cb capacitor. This current flow is energized by the T1 primary inductance and continues to charge the voltage across the Cb capacitor and induces voltages on the secondary windings S1, S2. By the transformer dot convention, the induced voltages have the same polarity as the D1, D2 diodes and generate current flow toward the RL load. The current flow in the T1 transformer primary and secondary windings facilitate the transferring of the Lp stored energy to the Cb capacitor and to the RL load. This first step of power transfer is the transformer primary inductor “fly back” phenomenon and ends when the ILP current in the T1 primary winding reached the zero level (see ILp waveform in Figure 2.2 Si8281, Si8283 DC-DC State Waveforms on page 3).

- Step 2 of the power transfer begins after the Lp stored energy is exhausted (t2–t3 of Figure 2.2 Si8281, Si8283 DC-DC State Waveforms on page 3). At this point, the current flow on the T1 primary winding is reversed, and is now powered by the Cb accumulated charge. The figure below shows the current flow during the second power transfer.
In Step 2, the current flow begins at the Cb positive terminal and flows through the SH switch and the transformer primary’s winding then back to the Cb negative terminal. This current flow induces voltage on the secondary windings with same polarity as the diodes D1 and D2 and generates current flow to the RL load. This operation is similar to a forward dc-dc converter and therefore has the following primary to secondary voltage transfer equation.

\[ V_{DDB} + V_{SSB} = V_{Cb} \times (N_1 + N_2) \]

Where N1 and N2 are transformer ratios: N1 = S1/S0, and N2 = S2/S0

Combining the above equation with the buck voltage transfer equation 1, we get the voltage transfer equation from Vin to output voltages VDDB and VSSB.

\[ V_{DDB} + V_{SSB} = DV_{in} (N_1 + N_2) \]

Equation 9.

By dividing the secondary voltage according to the corresponding windings, one can calculate the voltage transfer equations for VDDB, and VSSB as shown below.

\[ V_{DDB} = DV_{in} \frac{N_1}{N_2} \]

therefore: \[ N_1 = \frac{V_{DDB}}{DV_{in}} \]

Equation 10.

\[ V_{SSB} = -DV_{in} \frac{N_2}{N_1} \]

therefore: \[ N_2 = \frac{V_{SSB}}{DV_{in}} \]

Equation 11.

The Step 2 power transfer ends when the charge in the Cb capacitor is exhausted or the switching cycle ends, whichever comes first. The converter then starts a new switching cycle begins with dc-dc state 1 and the energy transfer scheme starts anew.
2.3 Sizing the Energy-Storage Elements, \( C_b \) and \( L_p \)

In the steady state, the total energy charging the primary side component \( C_b \) and \( L_p \) is the same as the energy transferred to the secondary output in every cycle. For the relationship between the output power and the required storage energy on \( C_b \) and \( L_p \), it has been shown by Tso-Min Chen and Chern-Lin Chen in an IEEE publication (see 5. References) that:

\[
E_{C_b} = P_o T_S D
\]

Equation 12.

\[
E_{L_p} = P_o T_S (1 - D)
\]

Equation 13.

Equation 12 and Equation 13 indicate the splitting of the storage energy between the \( C_b \) capacitor and the \( L_p \) primary inductor to support a given \( P_o \) power output is strictly dependant on the switching duty cycle \( D \).

The subsequent sections in this application note combine these two equations with the input energy-storage Equation 7 and Equation 8 to derive equations for the blocking capacitor \( C_b \) and transformer primary inductance \( L_p \).

**\( C_b \) Equation**

Energy charging \( C_b \) from the input is the same as energy \( C_b \) transfers to the output: Combining Equation 7 and Equation 12:

\[
\frac{1}{2} C_b \Delta V_{C_b}^2 = P_o T_S D
\]

\[
C_b = \frac{2 P_o T_S D}{\Delta V_{C_b}} = \frac{2 P_o D}{F_{SW} \Delta V_{C_b}}
\]

Equation 14.

**\( L_p \) Equation**

Input energy charging \( L_p \) is the same as the energy \( L_p \) transfers to the output: Combining Equation 8 and Equation 13 gives:

\[
\frac{1}{2} L_p I_{L_p}^2 = P_o T_S (1 - D)
\]

\[
L_p = \frac{2 P_o (1 - D)}{F_{SW} I_{L_p}^2}
\]

Equation 15.

Combining Equation 15 and Equation 6 and simplifying gives:

\[
\frac{V_{in} D (1 - D)}{F_{SW} I_{L_p}} = \frac{2 P_o (1 - D)}{F_{SW} I_{L_p}^2}
\]

\[
I_{L_p} = \frac{2 P_o}{V_{in} D}
\]

Equation 16.

Substituting \( I_{L_p} \) from Equation 16 to Equation 15 and simplifying gives:

\[
L_p = \frac{V_{in}^2 D^2 (1 - D)}{2 P_o F_{SW}}
\]

Equation 17.

Equation 14 and Equation 17 provide calculations for sizing the energy-storage element blocking capacitor \( C_b \), and transformer primary inductance \( L_p \) base from the input voltage, output power, and dc-dc switching conditions.
2.4 Sizing the Input Capacitor

The input capacitor, C7, provides current to Cb and Lp during the first state (t0–t1) of the dc-dc switching cycle (see current flow in the figure below). The \( I_{C7} \) current is governed by Equation 16 and has a discontinuous triangular wave shape as shown below.

\[
I_{C7} = I_{pk} \frac{t_1}{3T}
\]

Equation 18.

Substitute \( I_{pk} \) from Equation 16 and \( t_1 = D/F_{SW} \) to Equation 18 and simplifying gives:

\[
I_{C7, \text{rms}} = \frac{2P_o}{DV_{in}} \sqrt{\frac{D}{3}}
\]

Equation 19.

From which, the equation for C7 based on the RMS current and voltage is:

\[
C_7 = \frac{I_{C7, \text{rms}}}{V_{C7, \text{rms}}} = \frac{2P_o}{DV_{in} V_{C7, \text{rms}}} \sqrt{\frac{D}{3}}
\]

Equation 20.
2.5 Sizing the Output Capacitor

On the transformer’s secondary windings, current flows through D1 and D2 only during the \((1-D)T_{SW}\) portion (off-time) of the steady state cycle. During the \(DT_{SW}\) portion (on-time) of the cycle, \(I_{LOAD}\) is sourced solely by the output capacitor C26–27 (C26 in series C27). Therefore, output peak-to-peak voltage ripple on C26–27 can be calculated by:

\[
V_{PK-PK_{RIPPLE}} = \frac{I_{LOAD}DT_{SW}}{C_{26-27}}
\]

Which can be rearranged to yield the equation to calculate the output VDDB-VSSB capacitors:

\[
C_{26-27} = \frac{DI_{LOAD}}{F_{SW}V_{PK-PK_{RIPPLE}}} = \frac{DI_{LOAD}}{\sqrt{2}F_{SW}V_{RMS}}
\]

Equation 21.

2.6 Selecting the D1 and D2 Diodes

As illustrated in the figure below, the current flowing through the diode during \((1-D)T_{SW}\) must provide \(I_{LOAD}\) during that portion of the cycle plus the charge current for C10 to supply the load during D.

During this time, the average \(I_{LOAD}\) current must equal the diode current in the triangular waveform (areas under the curve are equal).

\[
I_{LOAD}T_{SW} = \frac{I_{PK}(1-D)T_{SW}}{2}
\]

Simplifying:

\[
I_{PK} = \frac{2I_{LOAD}(1-D)}{(1-D)}
\]

Equation 22.

Also, note that the diode average current is same as output current.

\[
I_{D_{AV}} = I_{LOAD} = \frac{P_{out}}{V_{out}} = \frac{P_{out}}{VDDB + VSSB}
\]

Equation 23.

Moreover, the Diode voltage rating must handle the output voltage plus the reversed voltage generated by the transformer during D period:

\[
V_{DIODE_{MAX}} = V_{OUTX} + (V_{in} - DV_{in})N
\]

Equation 24.
2.7 Determining the VSNS Voltage Divider and R1 and R2 Values

Figure 2.1 Si8281, Si8283 DC-DC Circuits on page 2 shows the error amplifier with the negative (−) input connected to the internal Vref = 1.05 V, and the VDDB – VSSB voltage divider R1, R2 circuit connected to the positive (+) input. There is a small leakage current $I_{VSNS}$ into the $V_{SNS}$ pin and the equation for the voltage divider can be expressed by:

$$V_{DDB} - V_{SSB} = V_{ref} \left( \frac{R_1}{R_2} + 1 \right) + (R_1 \times I_{VSNS})$$

From data sheet, Vref = 1.05 V and $I_{VSNS} = \pm500$ nA. For simplicity, the $(R_1 \times I_{VSNS})$ can be ignored if $R_1 \leq 200$ kΩ (< ±0.1 V error). The above equation becomes:

$$V_{DDB} - V_{SSB} = 1.05 \left( \frac{R_1}{R_2} + 1 \right)$$

Solving for $R_2$ yeilds:

$$R_2 = \frac{1.05 \times R_1}{V_{DDB} - V_{SSB} - 1.05}$$

Equation 25.

2.8 Programming Soft Start and Setting the Switching Frequency (Si8283 Only)

The Si8281 soft start period and dc-dc switching frequency are fixed at 40 ms and 250 kHz. The Si8283 soft start and switching frequency are programmable through the external CSS and Rsw. The equations for selecting CSS and Rsw are presented in sections 2.12.7 and 2.12.8 of the Si8281_82_83_84 data sheet.

2.9 Calculating Values for the Compensation Network

The compensation network is comprised of RC and CC connecting between COMP pin and VSSB. RC is fixed to 200k to match the internal compensation $R_{INT}$. That leaves the C11 as the main parameter to place the compensation zero in relationship to the cross over frequency to ensure loop stability. Below is the equation for estimating the Si8281, Si8283 dc-dc cross over frequency:

$$f_c = \frac{200 \times 10^3 \times 3}{2\pi R_1 \times (N_1 + N_2)} \times \frac{1}{2\pi C_{26-27}}$$

Equation 26.

To achieve good phase margin, it is suggested to place the zero between 1/4th to 1/10th of the estimated crossover frequency. The zero placement in the equation below was chosen to lead the crossover frequency by a factor of 6:

$$C_C = \frac{6}{2\pi f_c \times R_C}$$

Equation 27.
2.10 Calculating Values for the RC Snubber Network

During the internal MOSFETs on-off switching transitions, the transformer leakage inductance and the output diode’s parasitic capacitors undergo LC resonance ringing and generate high voltage spikes across the internal Si828x switching MOSFETs. To minimize this resonance ringing, a simple RC snubber network (R13+C2) is placed across the transformer secondary winding (see Figure 2.1.). This snubber RC network provides damping effect to the transformer’s leakage inductance and diode parasitic capacitor resonance and minimizes voltage ringing during switching. Below are the equations to calculate the values of the RC snubber circuit.

The value of the capacitor C2 is selected to control the resonance ringing while not dissipate too much power on R13 to minimize its effect on the dc-dc efficiency. A general rule of thumb is to set the snubber power dissipation at 0.5% of the total output power dissipation (2 W).

\[ P_{R13} = 0.5\% \times 2 = C_2 V^2 f_{sw} = C_2 (V_{DDB} + |V_{SSB}|)^2 f_{sw} \]

Simplify and solve for C2:

\[ C_2 = \frac{0.01}{(V_{DDB} + |V_{SSB}|)^2 f_{sw}} \]

Equation 28.

The RC timing of the R13-C2 need to be sufficiently small to ensure that the charge on C2 is dissipated before the next switching cycle:

\[ R_{13} C_2 = \frac{1}{40 f_{sw}} = \frac{1}{40 f_{sw}} \]

Solving for R13:

\[ R_{13} = \frac{1}{40 C_2 f_{sw}} \]

Equation 29.
3. Design Example

Consider the following design requirements for the Si8281 device:

**Table 3.1. Design Requirements**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage</td>
<td>5 V</td>
</tr>
<tr>
<td>Input Voltage Ripple</td>
<td>≤ 150 mV (RMS)</td>
</tr>
<tr>
<td>VDDB</td>
<td>17 V</td>
</tr>
<tr>
<td>VSSB</td>
<td>–7 V</td>
</tr>
<tr>
<td>Output Voltage Ripple</td>
<td>≤ 120 mV (RMS)</td>
</tr>
<tr>
<td>Maximum power output, PO</td>
<td>2 W</td>
</tr>
<tr>
<td>Si8281 fixed switching frequency, Fsw</td>
<td>250 MHz</td>
</tr>
</tbody>
</table>
3.1 Transformer Design

The design of the primary inductance for the Si8281 asymmetric half bridge fly back transformer is similar to the design of the fly back transformer. The transformer primary inductance must be able to support the desired output power at the given input voltage and switching duty cycle D. However, the design of the secondary windings are similar to the design of the forward converter since the transformer’s N ratios determine the output voltages.

From Equation 15 and selecting \( D = 0.25 \) (\( D \leq 0.3 \) condition from equation 1)

\[
L_P = \frac{V_{in}^2D^2(1 - D)}{2P_oF_{sw}} = \frac{5^2 \times 0.3^2 \times (1 - 0.25)}{2 \times 2 \times 250,000} = 1.5 \mu H
\]

Equation 31.

From Equation 16, calculate peak current on the primary winding:

\[
I_{pk} = \frac{2P_o}{V_{in}D} = \frac{2 \times 2}{5 \times 0.25} = 3.2 A
\]

Note: The transformer primary winding saturation current must be greater than 3.2 A.

Equation 32.

From Equation 10 and Equation 11, calculate transformer turn ratio \( N_1, N_2 \):

\[
N_1 = \frac{V_{DOB}}{DV_{in}} = \frac{17}{0.25 \times 5} = 13.6 = 15
\]

\[
N_2 = \frac{V_{SSB}}{DV_{in}} = \frac{7}{0.25 \times 5} = 5.6 = 5
\]

Note: Rounding \( N_1 = 15 \) and \( N_2 = 5 \) for manufacturability

Equation 33.

<table>
<thead>
<tr>
<th>Table 3.2. Transformer Parameters Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage</td>
</tr>
<tr>
<td>---------------</td>
</tr>
<tr>
<td>3.0–5.5 V</td>
</tr>
</tbody>
</table>

The above transformer design has the same characteristics as the UMEC UTB02269s transformers listed in the Si828x data sheet and is used in the Si8281 customer evaluation board. Moreover, note that the value of the transformer leakage inductance is dependent on the construction quality of the transformer and should be kept below 125 nH while the winding resistance (both primary and secondary) should be kept as low as possible for optimum dc-dc efficiency.

3.2 Blocking Capacitor \( C_b \) Selection

The blocking capacitor should be sized sufficiently large to transfer the required power to the output. Using Equation 14 and allowing a voltage variation \( \Delta V_{Cb} = 0.7 V \) across the blocking cap dictates that:

\[
C_b = \frac{2P_oD}{F_{SW}\Delta V_{Cb}^2} = \frac{2 \times 2 \times 0.25}{250,000 \times 0.7^2} = 8.2 \mu F
\]

Equation 34.

For this design, round up the capacitance value to \( C_b = 10 \mu F \) and use a ceramic capacitor with a voltage rating of 25 V to ensure low ESR rating.
### 3.3 Input Capacitor Selection

In most applications, VIN also supplies the VDDA pin that powers the dc–dc controller and Si828x left side silicon circuitry. It is recommended to minimize voltage ripple at \( V_{DDA} = 0.15 \, \text{V}_{\text{RMS}} \). Solving Equation 20:

\[
C_7 = \frac{2P_o}{DV_{\text{in}} \sqrt{C_{7,\text{rms}}}} = \frac{2 \times 2}{0.25 \times 5 \times 0.15} \sqrt{0.25 \div 3} = 6.5 \mu\text{F}
\]

For this design, round up the input capacitor value to 10uF and use a 25V rated ceramic capacitor for low ESR rating.

### 3.4 Output Capacitor Selection

The output capacitors C26 and C27 (C26 + C27 series value) can be set to the same value and can be calculated based on Equation 21.

\[
C_{26-27} = \frac{D \cdot I_{\text{LOAD}}}{\sqrt{2f_{SW} \cdot V_{\text{RMS}}}} = \frac{D \cdot P_o \cdot (V_{\text{DDB}} + V_{\text{SSB}})}{\sqrt{2f_{SW} \cdot V_{\text{RMS}}}}
\]

\[
C_{26-27} = \frac{0.25 \times (2 \div (17 + 7))}{\sqrt{2 \times 250 \times 0.15}} = 5 \mu\text{F}
\]

For this design, rounding the series output capacitance value to 5 \( \mu\text{F} \) makes the value for C26 and C27 right at 10 \( \mu\text{F} \) each. For minimized high frequency ripple, it is recommended to use ceramic capacitors with voltage rating of 25 V for both C26 and C27.

\[
C_{26} = C_{27} = 10 \mu\text{F}
\]

### 3.5 D1 and D2 Diode Selection

Equations 23 and 24 define the parameters for selecting the D1 and D2 diodes.

Calculate diode average current from Equation 23:

\[
I_{D_{\text{AV}}} = \frac{P_{\text{out}}}{V_{\text{DDB}} + V_{\text{SSB}}} = \frac{2}{17 + 7} = 85\,\text{mA}
\]

Then calculate peak current from Equation 22:

\[
I_{PK} = \frac{2 \cdot I_{\text{LOAD}}}{(1 - D)} = \frac{2 \times 85}{(1 - 0.25)} = 225\,\text{mA}
\]

From Equation 24 calculate the voltage rating for D1:

\[
V_{D1_{\text{MAX}}} = V_{OUTX} + (V_{\text{in}} - DV_{\text{in}})N_1 = 17 + (5 - 0.25 \times 5) \times 15 = 73\,\text{V}
\]

From Equation 24 calculate the voltage rating for D2:

\[
V_{D2_{\text{MAX}}} = V_{OUTX} + (V_{\text{in}} - DV_{\text{in}})N_2 = 7 + (5 - 0.25 \times 5) = 26\,\text{V}
\]

For simplicity, the 100 V 1A ES1B diode is selected for both D1 and D2. This diode gives ample headroom for this application.

### 3.6 VSNS Voltage Divider Calculation

The values of the R1 and R2 determine the VDDB-VSSB voltage level while the transformer winding ratio between the two secondary windings determine the split voltage between VDDB and VSSB. From Equation 25 and selecting R1 = 178 k to keep the voltage error due to the \( \pm500 \,\text{nA} \) leakage current into the VSNS pin small: \( V_{\text{err}} = 178 \,\text{k} \times \pm500 \,\text{nA} = 0.089 \,\text{V} (< 0.1 \,\text{V}) \). The equation below can be used to calculate R2

\[
R_1 = 178k
\]

\[
R_2 = \frac{1.05 \times R_1}{V_{\text{DDB}} + V_{\text{SSB}} - 1.05} = \frac{1.05 \times 178}{17 - (-7) - 1.05} = 8.14k = 8.25k
\]

For this design, round up the R2 value to the nearest 1% resistor of 8.25 k\( \Omega \).
3.7 Compensation Network Calculation

Calculate the cross over frequency using Equation 31:

\[ f_c = \frac{200 \times 10^3 \times 3}{R_1 \times (N1 + N2)} \times \frac{1}{2\pi C_{26-27}} \]

\[ f_c = \frac{200 \times 10^3 \times 3 \times 288}{178 \times 10^3 \times (15 + 5)} \times \frac{1}{2\pi \times 288 \times 10 \times 10^{-6}} = 2.7kHz \]

Calculate the compensation capacitor \( C_C \) using Equation 32:

\[ C_C = \frac{6}{2\pi f_c \times R_c} = \frac{6}{2\pi \times 2.7 \times 10^3 \times 200 \times 10^{-6}} = 1.8nF \]

3.8 Calculating Snubber Network \( C_2, R \)

From Equation 28, calculate \( C_2 \) value as shown below:

\[ C_2 = \frac{0.01}{(V_{DDB} + |V_{SSB}|)^2 f_{SW}} = \frac{0.01}{24^2 \times 250000} = 70 = 100pF \]

For this application, round up \( C_2 \) value to 100 pF for simple BOM selection.

From Equation 29, calculate \( R_{13} \) value as shown below:

\[ R_{13} = \frac{1}{40C_2 f_{SW}} = \frac{1}{40 \times 100 \times 10^{-12} \times 250000} = 100\Omega \]

Equation 28 also gives us the power dissipation calculation for \( R_{13} \).

\[ P_{R13} = 0.5\% \times 2 = 0.01W \]

Select SMD resistor package size of 0402 or larger to handle the 0.01 W power dissipation.

3.9 Design Summary

The following table lists component selections that meet the design requirements.

<table>
<thead>
<tr>
<th>Part Reference</th>
<th>Description</th>
<th>Manufacturer</th>
<th>Manufacturer Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cb, C26, C27</td>
<td>CAP, 10 µF, 50 V, ±10%, X7R, 1210</td>
<td>Venkel</td>
<td>C1210X7R500-106M</td>
</tr>
<tr>
<td>CC</td>
<td>CAP, 1.8 nF, 50 V, ±10%, X7R, 0603</td>
<td>Venkel</td>
<td>C0603X7R160-182K</td>
</tr>
<tr>
<td>C2</td>
<td>CAP, 100 pF, 50 V, ±20%, X7R, 0603</td>
<td>Venkel</td>
<td>C0603C0G500-101M</td>
</tr>
<tr>
<td>D1, D2</td>
<td>DIO, FAST, 100 V, 1.0A, DO-214AC</td>
<td>Diodes</td>
<td>ES1B</td>
</tr>
<tr>
<td>RC</td>
<td>RES, 200 kΩ, 1/10 W, ±1%, ThickFilm, 0603</td>
<td>Venkel</td>
<td>CR0603-10W-2003F</td>
</tr>
<tr>
<td>R1</td>
<td>RES, 178 kΩ, 1/10 W, ±1%, ThickFilm, 0603</td>
<td>Venkel</td>
<td>CR0603-10W-1783F</td>
</tr>
<tr>
<td>R2</td>
<td>RES, 8.25 kΩ, 1/10 W, ±1%, ThickFilm, 0603</td>
<td>Venkel</td>
<td>CR0603-10W-8252F</td>
</tr>
<tr>
<td>R13</td>
<td>RES, 100 Ω, 1/10 W, ±1%, ThickFilm, 0603</td>
<td>Venkel</td>
<td>CR0603-10W-1000F</td>
</tr>
<tr>
<td>T1</td>
<td>TRANSFORMER, POWER, FLYBACK, 1.5 µH PRIMARY, 125nH LEAKAGE, 1:15:5, 2 TAP, SMT</td>
<td>UMEC</td>
<td>UTB02269s</td>
</tr>
</tbody>
</table>
4. Conclusion

This application note provides the user with a comprehensive theory of operation of the Si8281 Si8283 dc-dc converter and a method to calculate the parameters of the external components. The user should consult application note AN1009 as well as the overall driver system design to determine the power design requirements as shown in Table 3.1 Design Requirements on page 13. This application note also provides a design example with simple step-by-step calculations to determine the parameters of the custom transformer as well as the external components. Table 3.3 Design Summary on page 16 provides a typical BOM design that can satisfy most applications.
5. References

Disclaimer
Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and “Typical” parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A “Life Support System” is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information
Silicon Laboratories Inc., Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.