



# EFM8 Busy Bee EFM8BB1 Errata



---

This document contains information on the EFM8BB1 errata. The latest available revision of this device is revision A.

For errata on older revisions, refer to the errata history section for the device. The revision information is typically specified in or near the trace code on the device. Refer to the package marking information in the data sheet for more information.

Errata effective date: October, 2018.

## 1. Active Errata Summary

These tables list all known errata for the EFM8BB1 and all unresolved errata in revision A of the EFM8BB1.

**Table 1.1. Errata History Overview**

Designator	Title/Problem	Exists on Re- vision:
		A
BL_E101	UART Bootloader Not Available	X
WDT_E101	Restrictions on Watchdog Timer Refresh Interval	X
WDT_E102	Restrictions on changing Watchdog Timer Interval	X

**Table 1.2. Active Errata Status Summary**

Errata #	Designator	Title/Problem	Workaround	Affected	Resolution
			Exists	Revision	
1	WDT_E101	<a href="#">Restrictions on Watchdog Timer Refresh Interval</a>	Yes	A	—
2	WDT_E102	<a href="#">Restrictions on changing Watchdog Timer Interval</a>	Yes	A	—

## 2. Detailed Errata Descriptions

### 2.1 WDT\_E101 – Restrictions on Watchdog Timer Refresh Interval

#### Description of Errata

If the Watchdog Timer (WDT) is enabled, firmware will periodically write an 0xA5 value to the WDTCN register to refresh the timer and prevent the watchdog reset from occurring. However, if firmware writes to WDTCN more than once during the same LFOSC0 clock period, the refresh signal may be canceled, resulting in an unintended watchdog reset when the timer expires.

#### Affected Conditions / Impacts

If firmware refreshes the watchdog more than once in the same LFOSC0 clock period, an unexpected watchdog reset can occur.

#### Workaround

Systems using the Watchdog Timer (WDT) should ensure that the WDT is refreshed no more than once per LFOSC0 clock period.

Firmware can do this by using timers to count LFOSC0 clock periods. There are three methods to accomplish this:

1. If Timer 3 is not already in use, set it up to capture on the LFOSC0 clock. In this mode, the value of the Timer 3 reload registers does not matter. Instead, the WDT refresh function should check for the 16-bit timer flag (TF3H) to be set in the reset watchdog function, which indicates that a capture event occurred. If the device has another timer that can capture on the LFOSC0 clock, then that timer may be used instead of Timer 3.

```
void refresh_wdt()
{
    // Only refresh if TF3H is set
    if (TMR3CN0 & (0x80))
    {
        WDTCN = 0xA5;
        TMR3CN0 &= ~(0x80);
    }
}
```

2. If any timer is already in use, is clocked from the LFOSC0, and the low overflow flag is not already in use, firmware can check the low byte overflow flag (TFnL) to ensure at least one clock period has passed. For example, using Timer 3:

```
void init_wdt()
{
    // whatever code needed to initialize watchdog

    // intentionally set the TF3L flag (assuming SFRPAGE is correct)
    TMR3CN0 |= 0x40;
}

void refresh_wdt()
{
    static uint8_t last_tmr3l = 0;

    if ( (TMR3CN0 & 0x40) || (last_tmr3l != TMR3L) )
    {
        WDTCN = 0xA5;
        TMR3CN0 &= ~0x40;
        last_tmr3l = TMR3L;
    }
}
```

3. If the application already has an accurate and reliable time base, use that timer to establish a minimum WDT refresh interval that is longer than one LFOSC0 clock period in duration, similar to method (2) above as appropriate.

See the Knowledge Base article on this errata for more information, including examples of these firmware workarounds: [https://www.silabs.com/community/mcu/8-bit/knowledge-base.entry.html/2016/11/28/wdt\\_e101\\_-\\_restricti-Vqe5](https://www.silabs.com/community/mcu/8-bit/knowledge-base.entry.html/2016/11/28/wdt_e101_-_restricti-Vqe5).

**Note:** The LFOSC0 does not halt while debugging. This can cause the timer overflow flag to be set more quickly than expected when debugging the watchdog refresh function.

#### Resolution

There is currently no resolution for this issue.

## 2.2 WDT\_E102 – Restrictions on changing Watchdog Timer Interval

### Description of Errata

A watchdog reset can occur when the Watchdog Timer (WDT) is disabled.

### Affected Conditions / Impacts

If the WDT timeout interval is changed from a higher interval to a lower interval, regardless if the WDT is enabled or disabled, a watchdog reset can occur

### Workaround

This can be resolved by refreshing and disabling the WDT before changing the WDT timeout interval from a higher interval to lower interval. Following is the sequence of code that needs to be followed when changing the WDT interval.

```
void change_interval()
{
    WDTCN = 0xA5;           // Refresh WDT
    // Insert code to wait for 2 divided LFOSC0 clock periods
    WDTCN = 0xDE;          // Disable WDT (first key)
    WDTCN = 0xAD;          // Disable WDT (second key)
    // Insert code to wait for 3 divided LFOSC0 clock periods
    WDTCN = WDT_interval // Change the current WDT interval to a lower interval with the MSB cleared to 0
    // Insert code to wait for 1 SYSCLK clock period
}
```

**Note:** User must insert the code to wait. It is not explicitly added in the above sequence as it depends on the divided LFOSC0 clock and the SYSCLK clock selected by the user.

### Resolution

There is currently no resolution for this issue.

### 3. Errata History

This section contains the errata history for EFM8BB1 devices.

For errata on latest revision, refer to the beginning of this document. The device data sheet explains how to identify chip revision, either from package marking or electronically.

#### 3.1 Errata History Summary

This table lists all resolved errata for the EFM8BB1.

**Table 3.1. Errata History Status Summary**

Errata #	Designator	Title/Problem	Workaround Exists	Affected Revision	Resolution
1	BL_E101	<a href="#">UART Bootloader Not Available</a>	No	A	A date code 1601

## 3.2 Detailed Errata Descriptions

### 3.2.1 BL\_E101 – UART Bootloader Not Available

<b>Description of Errata</b>	
<p>The data sheet mentions a UART bootloader in device flash. This bootloader is not available on revision A devices with date code prior to 1601.</p>	
<b>Affected Conditions / Impacts</b>	
<p>Systems intending to use a UART bootloader will need to implement and download a custom bootloader to the devices received from the factory. The factory bootloader in AN945 will not work on revision A devices with date code prior to 1601.</p> <p>Devices with the factory bootloader and Bootloader Signature Byte support will use the byte immediately before the Lock Byte as a Bootloader Signature Byte to determine if the bootloader is present in flash. For example, in a device with 8 KB of flash:</p>	
<p>The diagram illustrates the memory layout of the device flash. It is a vertical bar with memory addresses on the left. From top to bottom: a grey 'Reserved' area from 0x2000 to 0xFFFF; a 'Lock Byte' at 0x1FFF; a 'Bootloader Signature Byte' at 0x1FFE; a 'Security Page' of 512 Bytes starting at 0x1FFD; and an '8 KB Flash' area (16 x 512 Byte pages) from 0x1E00 to 0x0000.</p>	
<p>For applications that do not use the bootloader, the Bootloader Signature Byte can be any value other than 0xA5 to enable normal operation.</p> <p>Note that the devices placed on a Starter Kit board may not have the Bootloader Signature Byte support included, so these parts may behave differently than loose parts ordered separately.</p>	
<b>Workaround</b>	
<p>A bootloader is not required for normal operation. However, if a bootloader is required by the application, a custom-written bootloader can be downloaded to devices received from the factory. The factory bootloader will not work on revision A devices with date code prior to 1601.</p> <p>Systems using the device should not write the Bootloader Signature Byte to 0xA5 when the intent is to not use the bootloader.</p>	
<b>Resolution</b>	

This issue will be resolved in revision A devices with date code 1601 and later.

More information on the bootloader can be found in the device data sheet and in *AN945: "EFM8 Factory Bootloader User Guide"*. Application notes can be found on the Silicon Labs website ([www.silabs.com/8bit-appnotes](http://www.silabs.com/8bit-appnotes)) and in Simplicity Studio using the [Application Notes] tile.

## 4. Revision History

### Revision 0.5

November, 2018

- Merged errata history and errata into one document.
- Moved [BL\\_E101](#) from Active Errata Summary to Errata History.
- Updated the second workaround in [WDT\\_E101](#).
- Updated Knowledge Base article link in [WDT\\_E101](#).
- Added [WDT\\_E102](#).

### Revision 0.4

September, 2016

- Added [WDT\\_E101](#).

### Revision 0.3

November, 2015

- Updated UART Bootloader Not Available errata:
  - Added designator [BL\\_E101](#).
  - Updated fixed revision to A, date code 1601 and later.

### Revision 0.2

June, 2015

- Updated UART Bootloader Not Available errata.
  - Updated description to reference data sheet revision 1.1.
  - Updated affected condition with expected behavior.
  - Updated workaround with warning to not write 0xA5 to Bootloader Signature Byte.


### Revision 0.1

January, 2015

- Initial release.

Silicon Labs

# Simplicity Studio™4



## Simplicity Studio

One-click access to MCU and wireless tools, documentation, software, source code libraries & more. Available for Windows, Mac and Linux!



IoT Portfolio  
[www.silabs.com/IoT](http://www.silabs.com/IoT)



SW/HW  
[www.silabs.com/simplicity](http://www.silabs.com/simplicity)



Quality  
[www.silabs.com/quality](http://www.silabs.com/quality)



Support and Community  
[community.silabs.com](http://community.silabs.com)

### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

### Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR®, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOModem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, Z-Wave, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc.  
400 West Cesar Chavez  
Austin, TX 78701  
USA

<http://www.silabs.com>