

EFM8 Sleepy Bee Family EFM8SB2 Errata



This document contains information on the errata of revision A of EFM8SB2.

For errata on older revisions, please refer to the errata history for the device. The device data sheet explains how to identify chip revision, either from package marking or electronically.

Errata effective date: August 22nd, 2016.

1. Errata Summary

Table 1.1. Errata Status Summary

Errata #	Designator	Title/Problem	Workaround	Affected	Fixed
			Exists	Revision	Revision
1	BL_E101	UART Bootloader Not Available	No	Α	В
2	RST_E102	VDD Monitor Disabled	Yes	A, date co- des 1531 or earlier	A, date co- des 1532 or later

2. Detailed Errata Descriptions

2.1 BL_E101 - UART Bootloader Not Available


Description of Errata

The revision 1.1 data sheet mentions a UART bootloader in device flash. This bootloader is not available on revision A devices.

Affected Conditions / Impacts

Systems intending to use a UART bootloader will need to implement and download a custom bootloader to the devices received from the factory. The factor booloader in AN945 will not work on revision A devices.

Devices with the factory bootloader and Bootloader Signature Byte support will use the byte immediately before the Lock Byte as a Bootloader Signature Byte to determine if the bootloader is present in flash. For example, in a device with 8 KB of flash:



For applications that do not use the bootloader, the Bootloader Signature Byte can be any value other than 0xA5 to enable normal operation.

Note that the devices placed on a Starter Kit board may not have the Bootloader Signature Byte support included, so these parts may behave differently than loose parts ordered separately.

Workaround

A bootloader is not required for normal operation. However, if a bootloader is required by the application, a custom-written bootloader can be downloaded to devices received from the factory. The factory bootloader will not work on revision A devices.

Systems using the device should not write the Bootloader Signature Byte to 0xA5 when the intent is to not use the bootloader.

Resolution

This issue will be resolved in revision B devices.

More information on the bootloader can be found in the device data sheet and in AN945: "EFM8 Factory Bootloader User Guide". Application notes can be found on the Silicon Labs website (www.silabs.com/8bit-appnotes) and in Simplicity Studio using the [Application Notes] tile.

2.2 RST_E102 - VDD Monitor Disabled

Description of Errata

When an EFM8SB2 device is subjected to a slowly decaying VDD ramp (for example, $100 \mu V/sec$), oscillations on the /RST pin caused by the VDD monitor can result in the VDD monitor getting disabled. The oscillations result from the slow reaction time of the VDD monitor hysteresis circuit combined with VDD ripple caused by the changing device current demands as it transitions from its operating state to the reset state. The oscillation behavior is exacerbated by:

- 1. Slow VDD decay timing resulting from powering the device from a discharging battery or super capacitor, for example.
- 2. A high active supply current in comparison to the supply current of the device when it is held in reset. This can be caused by high system clock frequency or high GPIO sourcing load.
- 3. Device dependencies, with some part-to-part variations that affect the probability of the failure occurring.

Affected Conditions / Impacts

The VDD monitor enable bit is unique in that it is only affected by a power-on reset (POR) (which sets the bit to a '1') and an SFR write, which can clear the bit to '0' or set it to '1' under software control. All other reset sources have no effect on the VDD monitor enable bit. Thus, if any action sets the bit to a '0', it will remain '0' until a POR occurs or software sets the bit to a '1'.

Workaround

Firmware can enable the VDD monitor as the first instruction executed after a reset. On systems written in C, this means editing the startup routine (i.e. STARTUP.A51 for Keil) to enable the VDD monitor as the first instruction. This will minimize any duration that the system is operating while the VDD monitor is disabled.

Resolution

Fixed in revision A devices with date codes of 1532 and later.

3. Revision History

3.1 Revision 0.5

August 22, 2016

BL_E101: Updated fixed revision to B. The previous version of this errata stated the bootloader was available on revision A devices with a date code of 1544 or later. This is incorrect. The bootloader is available in revision B devices.

3.2 Revision 0.4

February 29, 2016

Added RST_E102.

3.3 Revision 0.3

November 24, 2015

Updated Errata #1 (USB Bootloader Not Available)

- Added designator BL_E101.
- Updated fixed revision to A, date code 1544 and later.

3.4 Revision 0.2

June 10, 2015


Updated Errata #1 (USB Bootloader Not Available)

- · Updated affected condition with expected behavior.
- Updated workaround with warning to not write 0xA5 to Bootloader Signature Byte.

3.5 Revision 0.1

January 30, 2015

Initial release.





loT Portfolio www.silabs.com/loT



SW/HWwww.silabs.com/simplicity



www.silabs.com/quality



Support and Community community.silabs.com

Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are not designed or authorized for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA