



In this lecture we will look at the various addressing modes and the instructions. The 8051 Architecture course would be helpful in understanding some of the concepts presented in this course.



An instruction is made up of an operation code (op-code) followed by operand(s). The operand can be one of these- data to operate on, CPU register, memory location or an I/O port.



This is the architecture of the C8051. See the 8051 Architecture course for a more in depth look at the core.



The memory organisation of C8051F93x is very similar to that of the basic 8051, especially the internal data memory and its layout in terms of register banks, bit-addressable space and location of SFRs. Many more SFRs have been added as the peripheral mix has been expanded.



Here is the memory map of the lower data RAM area of the C8051. Addresses 0x00 through 0x1F are the banked registers R0-R7. The active bank is controlled via the bits in the Program Status Word (PSW). From this chart we see the bit addressable memory located from 0x20 through 0x2F which provides 128 bits of bit addressable memory. The upper portion is used as general purpose RAM and can be accessed by any addressing mode (direct or indirect).



As you can see from this chart the number of SFRs has grown significantly over the original 8051. The SFRs are used as the configuration registers for peripherals within the device as well as control functions for the core. For example, the POMDIN is a special function register responsible for I/O pin control. The PSW is the Program Status Word and controls register banking and arithmetic bits like carry and overflow. All SFRs are accessed via the direct addressing mode. Indirect addressing to these memory locations access the upper RAM portion.

In C, abbreviated SFR names are defined in the family specific header files. For example, the F900 SFRs are in the "C8051F930_defs.h" and "compiler_defs.h" header files.

Addressing Modes					
 Eight modes of addressing are available with the C8051 The different addressing modes determine how the operand byte is selected 					
	Addressing Modes	Instruction			
	Register	MOV A, B			
	Direct	MOV 30H,A			
	Indirect	ADD A,@R0			
	Immediate Constant	ADD A,#80H			
	Relative*	SJMP +127/-128 of PC			
	Absolute*	AJMP within 2K			
	Long*	LJMP FAR			
	Indexed	MOVC A,@A+PC			
8	* Related to program branching	; j instructions	SILICON LABS		

There are 8 addressing modes. The addressing mode determines how the operand byte is selected. The direct and indirect addressing modes are used to distinguish between the SFR space and data memory space. The relative instructions are based on the value of the program counter. The absolute instructions operate in the same manner. Indexed instructions use a calculation to generate the address used as part of the instruction.



In the Register Addressing mode, the instruction involves transfer of information between registers.

The accumulator is referred to as the A register.



In Direct Addressing mode you specify the operand by giving its actual memory address (in Hexadecimal) or by giving its abbreviated name (e.g. P3).



In the Indirect Addressing mode, a register is used to hold the effective address of the operand. This register, which holds the address, is called the pointer register and is said to point to the operand.

Only registers R0, R1 and DPTR can be used as pointer registers.

R0 and R1 registers can hold an 8-bit address whereas DPTR can hold a 16-bit address. DPTR is useful in accessing operands which are in the external memory.



In the Immediate Constant Addressing mode, the source operand is an 8- or 16-bit constant value.

This constant is specified in the instruction itself (rather than in a register or a memory location).

The destination register should hold the same data size which is specified by the source operand.



The Relative Addressing mode is used with some type of jump instructions like SJMP (short jump) and conditional jumps like JNZ. This instruction transfers control from one part of a program to another.



In Absolute Addressing mode, the absolute address, to which the control is transferred, is specified by a label. Two instructions associated with this mode of addressing are ACALL and AJMP instructions. These are 2-byte instructions.



This mode of addressing is used with the LCALL and LJMP instructions. It is a 3-byte instruction and the last 2 bytes specify a 16-bit destination location where the program branches to. It allows use of the full 64K code space.



The Indexed addressing is useful when there is a need to retrieve data from a look-up table (LUT). A 16-bit register (data pointer) holds the base address and the accumulator holds an 8-bit displacement or index value. The sum of these two registers forms the effective address for a JMP or MOVC instruction.



The C8051F instructions are divided into five functional groups. We will discuss each group separately.

Arithme format (e.g. The appropri which allows etc)	etic Operatio etic instructions, the C805 signed/unsigned binary, b iate status bits in the PSV is the user software to man	ns 1 CPU has no special knowledge of the data binary coded decimal, ASCII, etc.) V are set when specific conditions are met, hage the different data formats (carry, overflow	
Mnemonic	Description		
		-	
ADD A direct	A = A + [direct memory]	-	
ADD A @Ri	A = A + [memory pointed to by Ri]	-	
ADD A #data	A = A + immediate data	-	
ADDC A Rn	A = A + [Rn] + CY		
ADDC A direct	A = A + [direct memory] + CY	-	
ADDC A @Ri	A = A + Imemory pointed to by Ril + CY	▲ [@ Pil implies contents of	
ADDC A,#data	A = A + immediate data + CY		
SUBB A.Rn	A = A - [Rn] - CY	memory location pointed to by	
SUBB A, direct	A = A - [direct memory] - CY	P0 or P1	
SUBB A,@Ri	A = A - [@Ri] - CY		
SUBB A,#data	A = A - immediate data - CY		
INC A	A = A + 1		
INC Rn	[Rn] = [Rn] + 1	Rn refers to registers R0-R7 of	
INC direct	[direct] = [direct] + 1	the currently selected register	
INC @Ri	[@Ri] = [@Ri] + 1	the currently selected register	
DEC A	A = A - 1	🗌 bank	
DEC Rn	[Rn] = [Rn] - 1	1	
DEC direct	[direct] = [direct] - 1	1	
DEC @Ri	[@Ri] = [@Ri] - 1		
MUL AB	Multiply A & B		
DIV AB	Divide A by B		

This group of operators perform arithmetic operations. Arithmetic operations effect the flags, such as Carry Flag (CY), Overflow Flag (OV) etc, in the PSW register.



Logical instructions perform standard Boolean operations such as AND, OR, XOR, NOT (compliment). Other logical operations are clear accumulator, rotate accumulator left and right, and swap nibbles in accumulator.



Data transfer instructions are used to transfer data between an internal RAM location and SFR location without going through the accumulator. Data can also be transferred between the internal and external RAM by using indirect addressing.



The Boolean Variable operations include *set, clear*, as well as *and, or* and *complement* instructions. Also included are bit–level moves or conditional jump instructions. All bit accesses use *direct* addressing.



Program branching instructions are used to control the flow of actions in a program. Some instructions provide decision making capabilities and transfer control to other parts of the program e.g. conditional and unconditional branches.



The arithmetic operations are – addition, subtraction, increment, decrement, multiplication and division. The operations use different addressing modes discussed earlier.













DIV AB Divides A by B The integer part of the quotient is stored in A and the remainder goes to the B register If ACC=90 (5AH) and B=05(05H), the instruction leaves 18 (12H) in ACC and the value 00 (00H) in B, since 90/5 = 18 (quotient) and 00 (remainder) Carry and OV are both cleared If B contains 00H before the division operation (divide by zero), then the values stored in ACC and B are undefined and an overflow flag is set. The carry flag is cleared.

DA A

- This is a decimal adjust instruction
- It adjusts the 8-bit value in ACC resulting from operations like ADD or ADDC and produces two 4-bit digits (in packed Binary Coded Decimal (BCD) format)
- Effectively, this instruction performs the decimal conversion by adding 00H, 06H, 60H or 66H to the accumulator, depending on the initial value of ACC and PSW
- If ACC bits A3-0 are greater than 9 (xxxx1010-xxxx1111), or if AC=1, then a value 6 is added to the accumulator to produce a correct BCD digit in the lower order nibble
- If CY=1, because the high order bits A7-4 is now exceeding 9 (1010xxxx-1111xxxx), then these high order bits will be increased by 6 to produce a correct proper BCD in the high order nibble but not clear the carry

SILICON LABS

32

Mnemonic	Description
ANL A, Rn	A = A & [Rn]
ANL A, direct	A = A & [direct memory]
ANL A,@Ri	A = A & [memory pointed to by Ri]
ANL A,#data	A= A & immediate data
ANL direct,A	[direct] = [direct] & A
ANL direct,#data	[direct] = [direct] & immediate data
ORL A, Rn	A = A OR [Rn]
ORL A, direct	A = A OR [direct]
ORL A,@Ri	A = A OR [@RI]
ORL A,#data	A = A OR immediate data
ORL direct,A	[direct] = [direct] OR A
ORL direct,#data	[direct] = [direct] OR immediate data
XRL A, Rn	A = A XOR [Rn]
XRL A, direct	A = A XOR [direct memory]
XRL A,@Ri	A = A XOR [@Ri]
XRL A,#data	A = A XOR immediate data
XRL direct,A	[direct] = [direct] XOR A
XRL direct,#data	[direct] = [direct] XOR immediate data
CLR A	Clear A
CPL A	Complement A
RL A	Rotate A left
RLC A	Rotate A left (through C)
RR A	Rotate A right
RRC A	Rotate A right (through C)
SWAP A	Swap nibbles

Logical instructions perform standard Boolean operations such as AND, OR, XOR, NOT (compliment). Other logical operations are clear accumulator, rotate accumulator left and right, and swap nibbles in accumulator.



ORL <dest-byte>,<source-byte></source-byte></dest-byte>
 This instruction performs the logical OR operation on the source and destination operands and stores the result in the destination variable
 No flags are affected
 Example: ORL A, R2 If ACC=D3H (11010011) and R2=75H (01110101), the result of the instruction is ACC=F7H (11110111)
 Example: ORL P1, #11000010B This instruction sets bits 7, 6, and 1 of output Port 1 Image: Content of the set of
35 SILICUN LABS


CLR A and CPL A

CLR A

- This instruction clears the accumulator (all bits set to 0)
- No flags are affected
- ♦ If ACC=C3H, then the instruction results in ACC=00H

CPL A

- This instruction logically complements each bit of the accumulator (one's complement)
- No flags are affected
- If ACC=C3H (11000011), then the instruction results in ACC=3CH (00111100)



RL A

- The 8 bits in the accumulator are rotated one bit to the left. Bit 7 is rotated into the bit 0 position.
- No flags are affected
- If ACC=C3H (11000011), then the instruction results in ACC=87H (10000111) with the carry unaffected





RR A

- The 8 bits in the accumulator are rotated one bit to the right. Bit 0 is rotated into the bit 7 position.
- No flags are affected
- If ACC=C3H (11000011), then the instruction results in ACC=E1H (11100001) with the carry unaffected









Data transfer instructions are used to transfer data between an internal RAM location and SFR location without going through the accumulator. Data can also be transferred between the internal and external RAM by using indirect addressing.

Mnemonic	Description
MOV @Ri, direct	[@Ri] = [direct]
MOV @Ri, #data	[@Ri] = immediate data
MOV DPTR, #data 16	[DPTR] = immediate data
MOVC A,@A+DPTR	A = Code byte from [@A+DPTR]
MOVC A,@A+PC	A = Code byte from [@A+PC]
MOVX A,@Ri	A = Data byte from external ram [@Ri]
MOVX A,@DPTR	A = Data byte from external ram [@DPTR]
MOVX @Ri, A	External[@Ri] = A
MOVX @DPTR,A	External[@DPTR] = A
PUSH direct	Push into stack
POP direct	Pop from stack
XCH A,Rn	A = [Rn], [Rn] = A
XCH A, direct	A = [direct], [direct] = A
XCH A, @Ri	A = [@Rn], [@Rn] = A
XCHD A,@Ri	Exchange low order digits

The Data transfer instructions are move, push, pop and exchange.

Л	/IOV <d< th=""><th>est-byte:</th><th>>,<source-byte></source-byte></th></d<>	est-byte:	>, <source-byte></source-byte>
* * *	This instruc The source <i>Example</i> :	ction moves the byte is not aff	e source byte into the destination location ected, neither are any other registers or flags
	MOV	R1,#60	;R1=60H
	MOV	A,@R1	;A=[60H]
	MOV	R2,#61	;R2=61H
	ADD	A,@R2	;A=A+[61H]
	MOV	R7,A	;R7=A
•	If internal R operations memory loo	AM locations of the above in cations 60H and	60H=10H, and 61H=20H, then after the astructions R7=A=30H. The data contents of d 61H remain intact.
45			SILICON LABS



MOVC A,@A + <base-reg>

- This instruction moves a code byte from program memory into ACC
- The effective address of the byte fetched is formed by adding the original 8-bit accumulator contents and the contents of the base register, which is either the data pointer (DPTR) or program counter (PC)
- 16-bit addition is performed and no flags are affected
- The instruction is useful in reading the look-up tables in the program memory
- If the PC is used, it is incremented to the address of the following instruction before being added to the ACC
- Example:

		CLR	Δ		
	1001	TNC	7		
	TOCI:	INC	A		
		MOVC	A,@A	+ PC	
		RET			
	Look_up		DB	10H	
		DB	20H		
		DB	30H		
		DB	40H		
٠	The subroutine takes	the value	in the a	ccumulator to 1 of 4 va	lues
	defined by the DB (de	fine byte)	directiv	e	5
•	After the operation of	the subro	utine it r	eturns ACC=20H	
47	·				JILICON L

ARS

MOVX <dest-byte< th=""><th>e>,<source-byte></source-byte></th></dest-byte<>	e>, <source-byte></source-byte>		
 This instruction transfers data between ACC and a byte of external data memory 			
 There are two forms of this instruction, the only difference between them is whether to use an 8-bit or 16-bit indirect addressing mode to access the external data RAM 			
 The 8-bit form of the MOVX instruction uses the EMI0CN SFR to determine the upper 8 bits of the effective address to be accessed and the contents of R0 or R1 to determine the lower 8 bits of the effective address to be accessed 			
 Example: 			
MOV EMIOCN, #10	H ;Load high byte of ;address into EMIOCN.		
MOV R0,#34H	;Load low byte of ;address into R0(or R1).		
MOVX A,@R0	;Load contents of 1034H ;into ACC.		
48	SILICON LABS		



PUSH Direct				
 This instruction increments the stack pointer (SP) by 1 				
 The contents of <i>Direct</i>, which is an internal memory location or a SFR, are copied into the internal RAM location addressed by the stack pointer 				
 No flags are affected 				
 Example: PUSH 22H PUSH 23H 				
 Initially the SP points to memory location 4FH and the contents of memory locations 22H and 23H are 11H and 12H respectively. After the above instructions, SP=51H, and the internal RAM locations 50H and 51H will store 11H and 12H respectively. 				
50				

POP Direct This instruction reads the contents of the internal RAM location addressed by the stack pointer (SP) and decrements the stack pointer by 1. The data read is then transferred to the *Direct* address which is an internal memory or a SFR. No flags are affected. Example: POP DPH POP DPL If SP=51H originally and internal RAM locations 4FH, 50H and 51H contain the values 30H, 11H and 12H respectively, the instructions above leave SP=4FH and DPTR=1211H POP SP If the above line of instruction follows, then SP=30H. In this case, SP is decremented to 4EH before being loaded with the value popped (30H) ٠ SILICON LABS 51





Boolean Variable Instructions				
▲ The C8051 processor can	Mnemonic	Description		
 The Coust processor can perform single bit operations 	CLR C	Clear C		
perform single bit operations	CLR bit	Clear direct bit		
	SETB C	Set C		
 The operations include set, 	SETB bit	Set direct bit		
clear, as well as and, or and	CPL C	Complement c		
complement instructions	CPL bit	Complement direct bit		
	ANL C,bit	AND bit with C		
	ANL C,/bit	AND NOT bit with C		
 Also included are bit-level 	ORL C,bit	OR bit with C		
moves or conditional jump	ORL C,/bit	OR NOT bit with C		
instructions	MOV C,bit	MOV bit to C		
	MOV bit,C	MOV C to bit		
All hit accesses use direct	JC rel	Jump if C set		
 All bit decesses use uncer addressing 	JNC rel	Jump if C not set		
addressing	JB bit,rel	Jump if specified bit set		
	JNB bit,rel	Jump if specified bit not set		
	JBC bit,rel	if specified bit set then clear it and jump		
54				

The Boolean Variable operations include set, clear, as well as and, or and complement instructions. Also included are bit-level moves or conditional jump instructions. All bit accesses use *direct* addressing.

CLR <bit></bit>
 This operation clears (reset to 0) the specified bit indicated in the instruction
 No other flags are affected
 CLR instruction can operate on the carry flag or any directly- addressable bit
 Example: CLR P2.7 If Port 2 has been previously written with DCH (11011100), then the operation leaves the port set to 5CH (01011100)
55





ANL C,	<source-< th=""><th>bit></th></source-<>	bit>	
 This instruction ANDs the bit addressed with the carry bit and stores the result in the carry bit itself 			
 If the source bit is a logical 0, then the instruction clears the carry flag; else the carry flag is left in its original value 			
 If a slash (/) is used in the source operand bit, it means that the logical complement of the addressed source bit is used, but the source bit itself is not affected 			
 No other flag 	gs are affected		
• Example:			
MOV	C, P2.0	;Load C with input pin ;state of P2.0.	
ANL	C, P2.7	;AND carry flag with bit 7 of P2	
MOV	P2.1,C	;Move C to bit 1 of Port 2	
ANL	c,/ov	;AND with inverse of OV flag	
 If P2.0=1, P P2.1=0, CY 	2.7=0 and OV=0 =0 and the OV re	initially, then after the above instructions, mains unchanged, i.e. OV=0	

C	ORL C, <	source-l	bit>		
٠	 This instruction ORs the bit addressed with the carry bit and stores the result in the carry bit itself 				
٠	 It sets the carry flag if the source bit is a logical 1; else the carry is left in its original value 				
•	 If a slash (/) is used in the source operand bit, it means that the logical complement of the addressed source bit is used, but the source bit itself is not affected 				
٠	No other flags are affected				
٠	Example:				
	MOV	C, P2.0	;Load C with input pin ;state of P2.0.		
	ORL	C, P2.7	;OR carry flag with ;bit 7 of P2.		
	MOV	P2.1,C	;Move C to bit 1 of ;port 2.		
	ORL	C,/OV	;OR with inverse of OV ;flag.		
59			SILICON LABS		



JC re	el	A TALIA ATALI			
 This i carry 	 This instruction branches to the address, indicated by the label, if the carry flag is set, otherwise the program continues to the next instruction 				
 No fla 	 No flags are affected 				
♦ Exan	nple:				
	CLR	C			
i	SUBB	A, R0			
	JC	ARRAY1			
1	MOV	A,#20H			
 The c of A is cause contir 	carry fla s small es prog nues to	ag is cleared initially. After the SUBB instruction, if the value ler than R0, then the instruction sets the carry flag and gram execution to branch to ARRAY1 address, otherwise it the MOV instruction.			
61					

JNC rel • This instruction branches to the address, indicated by the label, if the carry flag is not set, otherwise the program continues to the next instruction • No flags are affected. The carry flag is not modified. • Example: CLR С SUBB A,R0 JNC ARRAY2 MOV A,#20H • The above sequence of instructions will cause the jump to be taken if the value of A is greater than or equal to R0. Otherwise the program will continue to the MOV instruction. SILICON LABS 62









Program branching instructions are used to control the flow of actions in a program. Some instructions provide decision making capabilities and transfer control to other parts of the program e.g. conditional and unconditional branches.







RETI

- This instruction returns the program from an interrupt subroutine
- RETI pops the high byte and low byte address of PC from the stack and restores the interrupt logic to accept additional interrupts
- SP decrements by 2 and no other registers are affected. However the PSW is not automatically restored to its preinterrupt status
- After the RETI, program execution will resume immediately after the point at which the interrupt is detected
- Suppose SP=0BH originally and an interrupt is detected during the instruction ending at location 0213H
 - Internal RAM locations 0AH and 0BH contain the values 14H and 02H respectively
 - The RETI instruction leaves SP=0BH and returns
 - program execution to location 0214H
















DJNZ <byte>,<rel-addr></rel-addr></byte>
 This instruction is "decrement jump not zero" It decrements the contents of the destination location and if the resulting value is not 0, branches to the address indicated by the source operand An original value of 00H underflows to FFH No flags are affected
 Example: DJNZ 20H, LOC1 DJNZ 30H, LOC2 DJNZ 40H, LOC3
 If internal RAM locations 20H, 30H and 40H contain the values 01H, 5FH and 16H respectively, the above instruction sequence will cause a jump to the instruction at LOC2, with the values 00H, 5EH, and 15H in the 3 RAM locations Note, the first instruction will not branch to LOC1 because the [20H] = 00H, hence the program continues to the second instruction Only after the execution of the second instruction (where the location [30H] = 5FH), then the branching takes place
78 SILICUN LABS

NOP

- This is the no operation instruction
- The instruction takes one machine cycle operation time
- Hence it is useful to time the ON/OFF bit of an output port
- Example:

79

CLR	P1.2
NOP	
NOP	
NOP	
NOP	
SETB	P1.2

 The above sequence of instructions outputs a low-going output pulse on bit 2 of Port 1 lasting exactly 5 cycles

Note a simple SETB/CLR generates a 1 cycle pulse, so four additional cycles must be inserted in order to have a 5-clock pulse width



Visit the Silicon Labs Education Resource Center to learn more about the MCU products.

