



EFM32 Zero Gecko STK	
Board Function	Page
Title Page	1
User Interface	2
EFM32 Signal Assignments	3
EFM32 Power & USB	4
EFM32 I/O	5
Advanced Energy Monitor	6
Debug Interface	7
Power & Misc	8
Board Controller MCU	9
Board Controller Misc	10



LEGAL NOTICE:
SILICON LABORATORIES INC. ("SILICON LABS") AND/OR ITS LICENSORS DO NOT WARRANT THE ACCURACY OR COMPLETENESS OF THIS SCHEMATIC OR ANY INFORMATION CONTAINED WITHIN THIS SCHEMATIC. IT IS PROVIDED "AS-IS" FOR REFERENCE ONLY. SILICON LABS DOES NOT WARRANT THAT THIS DESIGN WILL MEET THE SPECIFICATIONS, BE SUITABLE FOR YOUR APPLICATION OR FIT FOR ANY PARTICULAR PURPOSE, OR WILL OPERATE IN YOUR IMPLEMENTATION. SILICON LABS AND ITS LICENSORS DO NOT WARRANT THAT THE DESIGN IMPLIED IN THIS SCHEMATIC IS PRODUCTION-WORTHY. YOU SHOULD COMPLETELY VALIDATE AND TEST YOUR DESIGN IMPLEMENTATION TO CONFIRM SYSTEM FUNCTIONALITY FOR YOUR APPLICATION.



Revision History	
Rev.	Description
B00	Initial release for series production.
C01	Updated EFM32ZG chip revision + major updates to debugger

EFM32 ZG STK

		Schematic Title	
SILICON LABS		EFM32ZG Zero Gecko STK	
Designed: HEL		Page Title	
Approved: JNO		Title Page	
Size: A3	BOM Doc No: <Cage Code>	Document number	Revision
Design Created Date: Wednesday, December 03, 2008		BRD2010A	C02
	Sheet Created Date: Saturday, March 21, 2009	Sheet Modified Date: Tuesday, October 15, 2019	Sheet 1 of 10



EXP Header

EXP_Headers[16..3]

EXP_Headers3

EXP_Headers5

EXP_Headers7

EXP_Headers9

EXP_Headers11

EXP_Headers13

EXP_Headers15

BC_I2C_SCL

BC_I2C_SDA

VMCU

3V3

5V

EXP_Headers4

EXP_Headers6

EXP_Headers8

EXP_Headers10

EXP_Headers12

EXP_Headers14

EXP_Headers16

HEADER_2X10_2.54MM_HOR_SMD

GND

EXP-Header Functionality

1	GND	
3	PC0	ACMP0_CH0
5	PC1	ACMP0_CH1
7	PC2	ACMP0_CH2
9	PA0	
11	PB11	IDAC0_OUT
13	PA1	
15	PE13	I2C0_SCL
17	Reserved for EXP Board Identification	
19	Reserved for EXP Board Identification	

2	VMCU	
4	PD7	US1_TX
6	PD6	US1_RX
8	PC15	US1_CLK
10	PC14	US1_CS
12	PD4	LEU0_TX
14	PD5	LEU0_RX
16	PE12	I2C0_SDA
18	5V	
20	3V3	

User LEDs

UIF_LED0

UIF_LED1

R107 3K

R108 3K

LED101 YELLOW

LED100 YELLOW

GND

User Pushbuttons

VMCU

R101 1M

R102 1M

C100 1N

C101 1N

SW100 PTS810

SW101 PTS810

R100 100R

R103 100R

BTN0

BTN1

GND

Memory LCD-TFT Display & Multiplexer

3V3

R109 1M

BC_DISP_PWR_EN

EFM_DISP_PWR_EN

R106 100K

GND

U101A

NC1

NC2

COM1

COM2

NO1

NO2

IN1

IN2

TS3A24159

C1

C3

BC_DISP_AVAILABLE

VDISP

U100A

NC1

NC2

NC3

NC4

COM1

COM2

COM3

COM4

NO1

NO2

NO3

NO4

IN1-2

IN3-4

TS3A44159

R110 10M NM

C102 100N

C103 100N

DISP_SCLK

DISP_MOSI

DISP_CS

DISP_COM

P101

SCLK

SI

SCS

EXTCOMIN

DISP

VDDA

VDD

EXTMODE

VSS

VSSA

545501071

DISP1

LS013B7DH03

M4

M5

25x4mm

25x4mm

EFM_DISP_ENABLE	DISP_CTRL	VDISP	BC_DISP_AVAILABLE
1	EFM	EFM_DISP_PWR_EN	0
0	BC	BC_DISP_PWR_EN	1

The EFM32 always controls ownership of the display using the EFM_DISP_ENABLE signal.

5

4

3

2

1

EFM32 ZG STK

SILICON LABS

Schematic Title

EFM32ZG Zero Gecko STK

Page Title

User Interfaces

Document number

BRD2010A

Revision

C02

Design Created Date

Wednesday, December 03, 2008


Sheet Created Date

Friday, October 31, 2014


Sheet Modified Date

Tuesday, October 15, 2019



Sheet 2 of 10



High Frequency Clock



Low Frequency Clock



Schematic Title

EFM32ZG Zero Gecko STK

Page Title

EFM32 I/O

Designed:

Approved:

Size:

BOM Doc No:

Design Created Date:

Wednesday, December 03, 2008

Document number

BRD2010A

Sheet Created Date

Monday, November 17, 2014

Sheet Modified Date


Tuesday, October 15, 2019

Revision

C02

Sheet

5 of 10





SILICON LABS

Designed: DDB
Size: A3
BOM Doc No: <Cage Code>
Design Created Date: Wednesday, December 03, 2008

Approved: JNO

Schematic Title

EFM32ZG Zero Gecko STK

Page Title

Advanced Energy Monitor - Current Sense

Document number

BRD2010A

Revision

C02

Sheet Created Date



Thursday, November 03, 2016

Sheet Modified Date

Tuesday, October 15, 2019

Sheet

6 of 10



Mode	DEBUG_MCU_SW_ENABLE	DEBUG_DH_SW_ENABLE	DEBUG_BUF_#OE	ISOLATE_#EN	DH_VTARGET	VTARGET
Debug Out	0	1	0	0	External voltage	External voltage
MCU Debug	1	0	0	1	Disconnected	VMCU
Debug In	1	1	1	1	VMCU	VMCU
Debug Off	1	1	1	0	-	-



SILICON LABS

EFM32 ZG STK

Designated: DDB
Approved: JNO

Size: A3
BOM Doc No: <Cage Code>

Design Created Date: Wednesday, December 03, 2008

Schematic Title

EFM32ZG Zero Gecko STK

Page Title

Debug Interface

Document number

BRD2010A

Sheet Created Date

Thursday, November 03, 2016

Revision

C02

Sheet Modified Date

Tuesday, October 15, 2019


Sheet

7 of 10

C



1



3



D



B

J-Link USB Cable	PMOS State	NMOS State	V_SW	VMCU_SENSE
Connected	Off	ON	3.6V	VMCU
Disconnected	ON	OFF	VMCU	Isolated



Designed: DDB		Approved: JNO		Power & Misc	
Size A3		BOM Doc No: <Cage Code>		Document number BRD2010A	
Design Created Date: Waynesboro, December 03, 2008		Sheet Created Date Thursday, November 03, 2016		Revision C02	
		Sheet Modified Date Tuesday, October 15, 2019		Sheet 8 of 10	

D



3



2



B



SE



SILICON LABS

Sheet
10 of 10