




EFR32xG22 Radio Board

2.4 GHz 6 dBm

Board Function	Page
Title Page	1
RF, Antenna & Power	2
I/O Port Connections	3
WSTK Connectors & Board ID	4

LEGAL NOTICE:
SILICON LABORATORIES INC. ("SILICON LABS") AND/OR ITS LICENSORS DO NOT WARRANT THE ACCURACY OR COMPLETENESS OF THIS SCHEMATIC OR ANY INFORMATION CONTAINED WITHIN THIS SCHEMATIC. IT IS PROVIDED "AS-IS" FOR REFERENCE ONLY. SILICON LABS DOES NOT WARRANT THAT THIS DESIGN WILL MEET THE SPECIFICATIONS, BE SUITABLE FOR YOUR APPLICATION OR FIT FOR ANY PARTICULAR PURPOSE, OR WILL OPERATE IN YOUR IMPLEMENTATION. SILICON LABS AND ITS LICENSORS DO NOT WARRANT THAT THE DESIGN IMPLIED IN THIS SCHEMATIC IS PRODUCTION-WORTHY. YOU SHOULD COMPLETELY VALIDATE AND TEST YOUR DESIGN IMPLEMENTATION TO CONFIRM SYSTEM FUNCTIONALITY FOR YOUR APPLICATION.




PCB4182A

Revision History

Rev.	Description
A00	Initial production release.
A01	Mounted U1. Updated C1, C2 P/N.
A02	Matching layout improvement at C1 GND pad.
B00	X3-->X1. Updated U1, X1 P/N, matching and USART markings. PCB siksreen fix.
B01	Updated matching network.
B02	Updated matching network.


		Schematic Title	
SILICON LABS		EFR32xG22 2.4 GHz 6 dBm Radio Board	
Designed: TAB		Approved: JSH	
Size A3		BOM Doc No: <Cage Code>	
Design Created Date: Friday, November 03, 2017		Document number	Revision
		BRD4182A	B02
Sheet Created Date: Friday, November 03, 2017		Sheet Modified Date: Thursday, June 27, 2019	Sheet
			1 of 4

Antenna & Radio Interface




PAVDD Configuration


	Power Config 1 VMCU to PAVDD	Power Config 2 DCDC to PAVDD
R210	Mount	Not mount
R211	Not mount	Mount



RF Shielding



Power & Decoupling



Designed:
TAB

Size	BOM Doc No:
A3	<Cage Code>

Design Created Date:
Friday, November 03, 2017

Approved:	JSH
-----------	-----

```
code>
```

03, 2017

Schematic Title

EFR32xG22 2.4 GHz 6 dBm Radio Board

Page Title

RF, Antenna and Power

Document number

BRD4182A

Sheet Created Date
Friday, November 03, 2017

	Revision
--	----------


Sheet Modified Date
Thursday, June 27, 2019

Revision


B02

Sheet
2 of 4


EFR32 Pin Mapping



EFR32 I/O Port Pins



Serial Flash



Designed: TAB		Approved: JSH
Size A3	BOM Doc No: <Cage Code>	
Design Created Date: Friday, November 03, 2017		

Schematic Title

EFR32xG22 2.4 GHz 6 dBm Radio Board

Page Title

I/O Port Connections

Document number
BRD4182A


Sheet Created Date
Friday, November 03, 2017

Revision	B02
----------	-----


Sheet Modified Date	Thursday, June 27, 2019
---------------------	-------------------------

Revision
B02
Sheet
3 of 4


WSTK Connectors




WSTK Power Decoupling



Board Identification



Test Points



 SILICON LABS		Schematic Title	
		EFR32xG22 2.4 GHz 6 dBm Radio Board	
Designed: TAB		Page Title	
Size A3		WSTK Connectors & Board ID	
BOM Doc No: <Cage Code>		Document number	Revision
Design Created Date: Friday, November 03, 2017		BRD4182A	B02
Sheet Created Date: Friday, November 03, 2017		Sheet Modified Date: Thursday, June 27, 2019	Sheet 4 of 4