



LEGAL NOTICE:
SILICON LABORATORIES INC. ("SILICON LABS") AND/OR ITS LICENSORS DO NOT WARRANT THE ACCURACY OR COMPLETENESS OF THIS SCHEMATIC OR ANY INFORMATION CONTAINED WITHIN THIS SCHEMATIC. IT IS PROVIDED "AS-IS" FOR REFERENCE ONLY. SILICON LABS DOES NOT WARRANT THAT THIS DESIGN WILL MEET THE SPECIFICATIONS, BE SUITABLE FOR YOUR APPLICATION OR FIT FOR ANY PARTICULAR PURPOSE, OR WILL OPERATE IN YOUR IMPLEMENTATION. SILICON LABS AND ITS LICENSORS DO NOT WARRANT THAT THE DESIGN IMPLIED IN THIS SCHEMATIC IS PRODUCTION-WORTHY. YOU SHOULD COMPLETELY VALIDATE AND TEST YOUR DESIGN IMPLEMENTATION TO CONFIRM SYSTEM FUNCTIONALITY FOR YOUR APPLICATION.



Revision History

Rev.	Description
A00	Initial version released for production.
A01	Minor updates to design. Updated sine wave generator and new PCB.
A02	Updated PCB revision.
A03	Updated EFM8 to Rev B. Un-mounted D801.

/ STK


 SILICON LABS		Schematic Title EFM8BB1 Busy Bee STK	
Designed: MRW		Page Title Title Page	
Size: A3	BOM Doc No:	Document number BRD5200A	Revision A03
Design Created Date: Wednesday, December 03, 2008		Sheet Created Date Thursday, May 15, 2014	Sheet Modified Date Tuesday, December 19, 2017
		Sheet 1 of 12	

5



3






D


C

A





W

Sheet
4 of 12



/ STK			
 SILICON LABS		Schematic Title EFM8BB1 Busy Bee STK	
Designed: MRW		Approved: JNO	
Size A3		Document number BRD5200A	
Design Created Date: Wednesday, December 03, 2008		Sheet Created Date Thursday, May 15, 2014	Revision A03
		Sheet Modified Date Tuesday, December 19, 2017	Sheet 5 of 12




/HB1
MCU STK Platform

SILICON LABS



Designed: DDB		Approved: JNO	
Size A3	BOM Doc No:		Revision A03
Design Created Date: Monday, May 12, 2014		Sheet Created Date: Tuesday, May 13, 2014	
		Sheet Modified Date: Wednesday, December 13, 2017	
		Sheet 6 of 12	

Schematic Title EFM8BB1 Busy Bee STK	
Page Title Advanced Energy Monitor	
Document number BRD5200A	



/HB1
MCU STK Platform

 SILICON LABS		Schematic Title	
		EFM8BB1 Busy Bee STK	
Designed: ANB	Approved: JNO	Page Title	
Size A3		Control MCU	
BOM Doc No:		Document number	Revision
Design Created Date: Monday, May 12, 2014		BRD5200A	A03
Sheet Created Date Wednesday, May 14, 2014		Sheet Modified Date Wednesday, December 13, 2017	Sheet 7 of 12



Mode	DEBUG_MCU_SW_ENABLE	DEBUG_DH_SW_ENABLE	DEBUG_BUF_#OE	ISOLATE_#EN	DH_VTARGET	VTARGET
Debug Out	0	1	0	0	External voltage	External voltage
MCU Debug	1	0	0	1	Disconnected	VMCU
Debug In	1	1	1	1	VMCU	VMCU
Debug Off	1	1	1	0	-	-

/HB1
MCU STK Platform



SILICON LABS

Designed: DDB
Size: A3
BOM Doc No:
Design Created Date: Monday, May 12, 2014

Approved: JNO

Document number
BRD5200A

Sheet Created Date: Monday, May 12, 2014
Sheet Modified Date: Wednesday, December 13, 2017

Schematic Title
EFM8BB1 Busy Bee STK

Page Title
Debug Interface


Revision
A03

Sheet 8 of 12

C



A




2

C




A





 SILICON LABS		Schematic Title	
		EFM8BB1 Busy Bee STK	
Page Title		Power & Misc.	
Designed:	Approved:		
DDB	JNO	Document number	
Size	BOM Doc No:	Revision	
A3		A03	
Design Created Date:		Sheet Created Date	Sheet Modified Date
Monday, May 12, 2014		Monday, May 12, 2014	Wednesday, December 13, 2017
			Sheet 9 of 12


ADC reference voltage



CTRLMCU SERIAL FLASH



POWER SENSE



/HB1/CMCU1
Control MCU

		Schematic Title	
		EFM8BB1 Busy Bee STK	
Designed: ANB		Page Title	
Approved: JNO		Control MCU Misc.	
Size A3	BOM Doc No:	Document number BRD5200A	Revision A03
Design Created Date: Monday, May 12, 2014		Sheet Created Date Wednesday, February 11, 2015	Sheet Modified Date Tuesday, December 19, 2017
		Sheet 11 of 12	

