



EFP0108 Evaluation Board

Single-Cell Boost Configuration

Board Function	Page
Title Page	1
EFP01	2
Host MCU	3
Debugger & Board Power	4




LEGAL NOTICE:
SILICON LABORATORIES INC. ("SILICON LABS") AND/OR ITS LICENSORS DO NOT WARRANT THE ACCURACY OR COMPLETENESS OF THIS SCHEMATIC OR ANY INFORMATION CONTAINED WITHIN THIS SCHEMATIC. IT IS PROVIDED "AS-IS" FOR REFERENCE ONLY. SILICON LABS DOES NOT WARRANT THAT THIS DESIGN WILL MEET THE SPECIFICATIONS, BE SUITABLE FOR YOUR APPLICATION OR FIT FOR ANY PARTICULAR PURPOSE, OR WILL OPERATE IN YOUR IMPLEMENTATION. SILICON LABS AND ITS LICENSORS DO NOT WARRANT THAT THE DESIGN IMPLIED IN THIS SCHEMATIC IS PRODUCTION-WORTHY. YOU SHOULD COMPLETELY VALIDATE AND TEST YOUR DESIGN IMPLEMENTATION TO CONFIRM SYSTEM FUNCTIONALITY FOR YOUR APPLICATION.




Revision History

Rev.	Description
A00	Initial version.
A01	Updated EFP01 chip revision and changed part number on L200 and L201.
A02	Updated PCB revision (changes to panelization).
A03	Updated EFP01 to IC rev. D.

 SILICON LABS		Schematic Title	
		EFP0108 Evaluation Board	
Designed: ESH		Page Title	
Size A3		Title Page	
BOM Doc No:		Document number	Revision
Design Created Date: Monday, February 04, 2019		BRD8100A	A03
Sheet Created Date Thursday, February 28, 2019		Sheet Modified Date Thursday, January 09, 2020	Sheet 1 of 4



 SILICON LABS	Schematic Title	
	EFP0108 Evaluation Board	
Designed: ESH		Approved: JSH
Size A3		Document number
BOM Doc No:		BRD8100A
Design Created Date: Monday, February 04, 2019		Revision
Sheet Created Date: Friday, March 01, 2019		A03
Sheet Modified Date: Thursday, January 09, 2020		Sheet 2 of 4



 SILICON LABS	Schematic Title	
	EFP0108 Evaluation Board	
Designed: ESH		Approved: JSH
Size A3		Document number
BOM Doc No:		BRD8100A
Design Created Date: Monday, February 04, 2019		Revision
Sheet Created Date: Monday, February 04, 2019		A03
Sheet Modified Date: Thursday, January 09, 2020		Sheet 3 of 4

On-board Debugger


D

C

Unused signals are marked in blue.


Debug USB Connection

B




Test Points

A




3.3 V Regulator


The Host MCU resides on the same power domain as the on-board debugger.




Misc.



Mech




2




Serial Flash

B



Board ID



A

		Schematic Title	
		EFP0108 Evaluation Board	
Designed: ESH Size: A3		Page Title	
		Debugger & Board Power	
BOM Doc No:		Document number	Revision
Design Created Date: Monday, February 04, 2019		BRD8100A	A03
Sheet Created Date: Monday, February 04, 2019		Sheet Modified Date: Thursday, January 09, 2020	Sheet 4 of 4