



EFP0111 Evaluation Board

Boost Bootstrap Configuration

Board Function	Page
Title Page	1
EFP01	2
Host MCU	3
Debugger & Board Power	4

LEGAL NOTICE:
SILICON LABORATORIES INC. ("SILICON LABS") AND/OR ITS LICENSORS DO NOT WARRANT THE ACCURACY OR COMPLETENESS OF THIS SCHEMATIC OR ANY INFORMATION CONTAINED WITHIN THIS SCHEMATIC. IT IS PROVIDED "AS-IS" FOR REFERENCE ONLY. SILICON LABS DOES NOT WARRANT THAT THIS DESIGN WILL MEET THE SPECIFICATIONS, BE SUITABLE FOR YOUR APPLICATION OR FIT FOR ANY PARTICULAR PURPOSE, OR WILL OPERATE IN YOUR IMPLEMENTATION. SILICON LABS AND ITS LICENSORS DO NOT WARRANT THAT THE DESIGN IMPLIED IN THIS SCHEMATIC IS PRODUCTION-WORTHY. YOU SHOULD COMPLETELY VALIDATE AND TEST YOUR DESIGN IMPLEMENTATION TO CONFIRM SYSTEM FUNCTIONALITY FOR YOUR APPLICATION.




Revision History

Rev.	Description
A00	Initial version.


<Schematic Path> SCHEMATIC1

 SILICON LABS		Schematic Title	
		EFP0111 Evaluation Board	
Designed: ESH		Page Title	
Approved: JSH		Title Page	
Size A3	BOM Doc No: <Cage Code>	Document number BRD8100B	Revision A00
Design Created Date: Monday, February 04, 2019		Sheet Created Date Thursday, February 28, 2019	Sheet Modified Date Wednesday, March 27, 2019
		Sheet 1 of 4	

On-board Debugger




Debug USB Connection




3.3 V Regulator

The Host MCU resides on the same power domain as the on-board debugger.


Misc.




Serial Flash




Board ID



Test Points



Mech



 SILICON LABS	Schematic Title EFP0111 Evaluation Board		
	Page Title Debugger & Board Power		
	Document number BRD8100B		Revision A00
	Design: ESH	Approved: JSH	
Size A3	BOM Doc No: <Cage Code>		
Design Created Date: Monday, February 04, 2019		Sheet Created Date Monday, February 04, 2019	Sheet Modified Date Wednesday, March 27, 2019
		Sheet 4 of 4	