



EFM8SB1 Sleepy Bee STK	
Board Function	Page
Title Page	1
User Interfaces	2
Signal Assignments	3
EFM8 I/O & Power	4
STK Common Platform	5
Advanced Energy Monitor	6
Control MCU	7
Debug Interface	8
Power & Misc	9
Control MCU Block	10
Control MCU Misc.	11

LEGAL NOTICE:
SILICON LABORATORIES INC. ("SILICON LABS") AND/OR ITS LICENSORS DO NOT WARRANT THE ACCURACY OR COMPLETENESS OF THIS SCHEMATIC OR ANY INFORMATION CONTAINED WITHIN THIS SCHEMATIC. IT IS PROVIDED "AS-IS" FOR REFERENCE ONLY. SILICON LABS DOES NOT WARRANT THAT THIS DESIGN WILL MEET THE SPECIFICATIONS, BE SUITABLE FOR YOUR APPLICATION OR FIT FOR ANY PARTICULAR PURPOSE, OR WILL OPERATE IN YOUR IMPLEMENTATION. SILICON LABS AND ITS LICENSORS DO NOT WARRANT THAT THE DESIGN IMPLIED IN THIS SCHEMATIC IS PRODUCTION-WORTHY. YOU SHOULD COMPLETELY VALIDATE AND TEST YOUR DESIGN IMPLEMENTATION TO CONFIRM SYSTEM FUNCTIONALITY FOR YOUR APPLICATION.



Revision History	
Rev.	Description
A00	Initial version released for production.
A01	Minor updates to design after prototype series. Updated PCB.
A02	Updated PCB revision.
A03	Un-mounted D801.

SILICON LABS

Designed:
MRW

Size
A3

Design Created Date:
Wednesday, December 03, 2008

Approved:
JNO

BOM Doc No:

Sheet Created Date
Thursday, May 15, 2014


Sheet Modified Date
Tuesday, December 19, 2017

Sheet
1 of 11


Schematic Title
EFM8SB1 Sleepy Bee STK

Page Title
Title Page

Document number
BRD5101A




/ STK

 SILICON LABS		Schematic Title	
		EFM8SB1 Sleepy Bee STK	
Designed: MRW		Approved: JNO	
Size A3		Document number	
BOM Doc No:		BRD5101A	
Design Created Date: Wednesday, December 03, 2008		Sheet Created Date: Wednesday, August 28, 2013	Sheet Modified Date: Tuesday, December 19, 2017
		Revision	Sheet
		A03	3 of 11

Power Switch



SWITCH POS	MODE DESCRIPTION
AEM	AEM Enabled, VMCU sourced from external 3.3V LDO powered by BC USB 5V supply
BAT	AEM Disabled, VMCU sourced from external coin-cell battery or external power supply





C2 Debug Header




Low Frequency Clock




/ STK		Schematic Title	
		EFM8SB1 Sleepy Bee STK	
Designed: MRW		Page Title	
Approved: JNO		EFM8 I/O & Power	
Size A3		Document number	
BOM Doc No:		BRD5101A	
Design Created Date: Wednesday, December 03, 2008		Sheet Created Date: Wednesday, August 28, 2013	Revision A03
		Sheet Modified Date: Tuesday, December 19, 2017	Sheet 4 of 11








ADC reference voltage




CTRLMCU SERIAL FLASH



POWER SENSE



/HB1/CMCU1
Control MCU

		Schematic Title	
		EFM8SB1 Sleepy Bee STK	
Designed: ANB		Page Title	
Approved: JNO		Control MCU Misc.	
Size A3	BOM Doc No:	Document number BRD5101A	Revision A03
Design Created Date: Monday, May 12, 2014		Sheet Created Date Wednesday, February 11, 2015	Sheet Modified Date Tuesday, December 19, 2017
		Sheet 11 of 11	