



EFM8SB2 Sleepy Bee STK	
Board Function	Page
Title Page	1
User Interfaces	2
Signal Assignments	3
EFM8 I/O & Power	4
STK Common Platform	5
Advanced Energy Monitor	6
Control MCU	7
Debug Interface	8
Power & Misc	9
Control MCU Block	10
Control MCU Misc.	11


LEGAL NOTICE:
SILICON LABORATORIES INC. ("SILICON LABS") AND/OR ITS LICENSORS DO NOT WARRANT THE ACCURACY OR COMPLETENESS OF THIS SCHEMATIC OR ANY INFORMATION CONTAINED WITHIN THIS SCHEMATIC. IT IS PROVIDED "AS-IS" FOR REFERENCE ONLY. SILICON LABS DOES NOT WARRANT THAT THIS DESIGN WILL MEET THE SPECIFICATIONS, BE SUITABLE FOR YOUR APPLICATION OR FIT FOR ANY PARTICULAR PURPOSE, OR WILL OPERATE IN YOUR IMPLEMENTATION. SILICON LABS AND ITS LICENSORS DO NOT WARRANT THAT THE DESIGN IMPLIED IN THIS SCHEMATIC IS PRODUCTION-WORTHY. YOU SHOULD COMPLETELY VALIDATE AND TEST YOUR DESIGN IMPLEMENTATION TO CONFIRM SYSTEM FUNCTIONALITY FOR YOUR APPLICATION.




Revision History	
Rev.	Description
A00	Initial release for production.
A01	Removed ST1 and J103 from the BOM.
A02	Updated PCB revision.
A03	Updated EFM8 to Rev B. Un-mounted D801.

/ STK		Schematic Title	
		EFM8SB2 Sleepy Bee STK	
		Page Title	
		Title Page	
Designed: MRW		Approved: JNO	
Size: A3		BOM Doc No:	
Design Created Date: Wednesday, December 03, 2008		Sheet Created Date: Thursday, May 15, 2014	
		Sheet Modified Date: Tuesday, December 19, 2017	
		Revision: A03	
		Sheet 1 of 11	

Breakout Connections



EXP port




EXP-Header Functionality

** Indicates potential STK hardware conflicts


1	GND			
3	P1.6		CMP_P7/ADC0.14	** STK LED0
5	P2.0		CMP_P8/ADC0.16	** STK LED1
7	P2.1		CMP_P9/ADC0.17	** STK LED2
9	P2.2		CMP_P10/ADC0.18	
11	P2.3		CMP_P11/ADC0.19	
13	P2.5		CMP_P12/ADC0.21	
15	P0.7		CMP_P13/ADC0.7	
17			Reserved for EXP Board Identification	
19			Reserved for EXP Board Identification	

2	VMCU			
4	P1.2	SPI0_MOSI	CMP_P5/ADC0.10	
6	P1.1	SPI0_MISO	CMP_P4/ADC0.9	
8	P1.0	SPI0_SCK	CMP_P3/ADC0.8	
10	P1.3	SPI0_NSS	CMP_P2/ADC0.11	
12	P0.4	UART0_TX	CMP_P1/ADC0.4	
14	P0.5	UART0_RX	CMP_P0/ADC0.5	
16	P0.6	I2C0_SDA	CMP_P0/ADC0.6	
18	5V			
20	3V3			


Temperature & Relative Humidity Sensor




Analog Joystick



RGB LED




Memory LCD-TFT Display & Multiplexer




The EFM8 always controls ownership of the display using the EFM_DISP_ENABLE signal.

EFM_DISP_ENABLE	DISP_CTRL	VDISP
0	BC	BC_DISP_PWR_EN
1	EFM	VMCU

User pushbuttons




RESET Pushbutton




/ STK

		Schematic Title	
		EFM8SB2 Sleepy Bee STK	
Designed: MRW Size: A3 BOM Doc No:		Page Title	
		User Interfaces	
Design Created Date: Wednesday, December 03, 2008		Document number BRD5100A	Revision A03
Sheet Created Date: Wednesday, August 28, 2013		Sheet Modified Date: Tuesday, December 19, 2017	Sheet 2 of 11




/ STK


 SILICON LABS		Schematic Title	
		EFM8SB2 Sleepy Bee STK	
Designed: MRW		Approved: JNO	
Size A3		Document number	
BOM Doc No:		BRD5100A	
Design Created Date: Wednesday, December 03, 2008		Sheet Created Date: Wednesday, August 28, 2013	Sheet Modified Date: Tuesday, December 19, 2017
		Revision A03	Sheet 3 of 11

Power Switch



SWITCH POS	MODE DESCRIPTION
DBG	AEM Enabled, VMCU sourced from external 3.3V LDO powered by BC USB 5V supply
BAT	AEM Disabled, VMCU sourced from external coin-cell battery or external power supply




C2 Debug Header




Low Frequency Clock





/
STK

		Schematic Title	
		EFM8SB2 Sleepy Bee STK	
Designed: MRW Size: A3		Page Title	
		EFM8 I/O & Power	
BOM Doc No:		Document number	Revision
Design Created Date:		BRD5100A	A03
Wednesday, December 03, 2008		Sheet Created Date	Sheet Modified Date
		Wednesday, August 28, 2013	Tuesday, December 19, 2017
		Sheet 4 of 11	



Analog Switch





SILICON LABS

Designed: **MRW**

Size: **A3**

Design Created Date: **Wednesday, December 03, 2008**

Approved: **JNO**

BOM Doc No:

Sheet Created Date: **Thursday, May 15, 2014**

Sheet Modified Date: **Tuesday, December 19, 2017**

Schematic Title

EFM8SB2 Sleepy Bee STK

Page Title

STK Common Platform



Document number

BRD5100A

Revision

A03

Sheet 5 of 11



/HB1
MCU STK Platform

SILICON LABS


Designed: DDB
Size: A3
BOM Doc No:
Design Created Date: Monday, May 12, 2014

Approved: JNO
Document number: **BRD5100A**
Sheet Created Date: Tuesday, May 13, 2014
Sheet Modified Date: Wednesday, December 13, 2017


Schematic Title
EFM8SB2 Sleepy Bee STK

Page Title
Advanced Energy Monitor


Revision
A03
Sheet 6 of 11



Power & Decoupling



Mode	DEBUG_MCU_SW_ENABLE	DEBUG_DH_SW_ENABLE	DEBUG_BUF_#OE	ISOLATE_#EN	DH_VTARGET	VTARGET
Debug Out	0	1	0	0	External voltage	External voltage
MCU Debug	1	0	0	1	Disconnected	VMCU
Debug In	1	1	1	1	VMCU	VMCU
Debug Off	1	1	1	0	-	-



SILICON LABS

Designed: DDB
Size: A3
BOM Doc No:
Design Created Date: Monday, May 12, 2014

Approved: JNO

Document number
BRD5100A

Sheet Created Date: Monday, May 12, 2014
Sheet Modified Date: Wednesday, December 13, 2017


Revision
A03

Sheet 8 of 11



Schematic Title
EFM8SB2 Sleepy Bee STK

Page Title
Debug Interface


ADC reference voltage




CTRLMCU SERIAL FLASH



POWER SENSE



/HB1/CMCU1
Control MCU

		Schematic Title	
		EFM8SB2 Sleepy Bee STK	
Designed: ANB		Page Title	
Approved: JNO		Control MCU Misc.	
Size A3		Document number	
BOM Doc No:		BRD5100A	
Design Created Date: Monday, May 12, 2014		Sheet Created Date: Wednesday, February 11, 2015	Revision A03
		Sheet Modified Date: Tuesday, December 19, 2017	Sheet 11 of 11