



PRIMARY SOLDER MASK







PRIMARY SIDE




L02




L03




L04



L05



SECONDARY SIDE




SECONDARY SOLDER MASK








SECONDARY SILKSCREEN



Independent regulation for each VDD.
Typical applications will not require
3. Independent control VDD0x voltages as needed.
1. Measure the current to each DUT VDD pin;
to allow the EVB software to....
Regulators on this EVB are included




C100 - R509
C101 - R507
C102 - R508
C103 - R509
C104 - R509
C105 - R509
C106 - R509
C107 - R509
C108 - R509
C109 - R509
C110 - R509
C111 - R507
C112 - R508
C113 - R509
C114 - R509
C115 - R509
C116 - R509
C117 - R509
C118 - R509
C119 - R509
C120 - R509
C121 - R509
C122 - R509
C123 - R509
C124 - R509
C125 - R509
C126 - R509
C127 - R509
C128 - R509
C129 - R509
C130 - R509
C131 - R509
C132 - R509
C133 - R509
C134 - R509
C135 - R509
C136 - R509
C137 - R509
C138 - R509
C139 - R509
C140 - R509
C141 - R509
C142 - R509
C143 - R509
C144 - R509
C145 - R509
C146 - R509
C147 - R509
C148 - R509
C149 - R509
C150 - R509
C151 - R509
C152 - R509
C153 - R509
C154 - R509
C155 - R509
C156 - R509
C157 - R509
C158 - R509
C159 - R509
C160 - R509
C161 - R509
C162 - R509
C163 - R509
C164 - R509
C165 - R509
C166 - R509
C167 - R509
C168 - R509
C169 - R509
C170 - R509
C171 - R509
C172 - R509
C173 - R509
C174 - R509
C175 - R509
C176 - R509
C177 - R509
C178 - R509
C179 - R509
C180 - R509
C181 - R509
C182 - R509
C183 - R509
C184 - R509
C185 - R509
C186 - R509
C187 - R509
C188 - R509
C189 - R509
C190 - R509
C191 - R509
C192 - R509
C193 - R509
C194 - R509
C195 - R509
C196 - R509
C197 - R509
C198 - R509
C199 - R509
C200 - R509




R531 - R539
R540 - R548
R549 - R557
R558 - R566
R567 - R575
R576 - R584
R585 - R593
R594 - R602
R603 - R611
R612 - R620
R621 - R629
R630 - R638
R639 - R647
R648 - R656
R657 - R665
R666 - R674
R675 - R683
R684 - R692
R693 - R701
R702 - R710
R711 - R719
R720 - R728
R729 - R737
R738 - R746
R747 - R755
R756 - R764
R765 - R773
R774 - R782
R783 - R791
R792 - R800
R801 - R809
R810 - R818
R819 - R827
R828 - R836
R837 - R845
R846 - R854
R855 - R863
R864 - R872
R873 - R881
R882 - R890
R891 - R899
R900 - R908
R909 - R917
R918 - R926
R927 - R935
R936 - R944
R945 - R953
R954 - R962
R963 - R971
R972 - R980
R981 - R989
R990 - R998
R999 - R1007







PRIMARY SOLDER PASTE




SECONDARY SOLDER PASTE










NOTES : UNLESS OTHERWISE SPECIFIED

1. MANUFACTURE IN ACCORDANCE WITH IPC-6012, TYPE 3, CLASS 2.
2. END PRODUCT FEATURES SHALL NOT VARY MORE THAN 20% FROM ARTWORK ORIGINALS.
3. MATERIAL SHALL BE COPPER CLAD ISOLA FR-406, Dk=3.9 & ISOLA FR-406 PREPREG, Dk=3.9 w/BALANCE OF MATERIAL TO BE COMPATIBLE FR-4 MEETING IPC-4101/26, PER LAYER STACKUP DETAIL.
4. COPPER WEIGHT SHALL BE 0.5 OZ./SQ. FT. BEFORE PLATING.
5. ALL PLATED THROUGH HOLES SHALL HAVE A MINIMUM OF 0.001" COPPER.
6. DRILL HOLE TOLERANCE AFTER PLATING SHALL BE ± 0.003 ".
7. MINIMUM ANNULAR RING SHALL BE 0.001".
8. MINIMUM ANNULAR RING AT EMERGENT CONDUCTORS SHALL BE 0.003".
9. FINAL PCB THICKNESS SHALL BE 0.062" $\pm 10\%$.
10. WARP/TWIST SHALL NOT EXCEED 1.0%
11. FINISH SHALL BE LPL BLUE SMOBC, ENIG BOTH SIDES.
12. SILKSCREEN WITH NONCONDUCTIVE WHITE EPOXY INK.
13. INTERNAL 0.157MM TRACES TO BE 50 OHM $Z_0 \pm 5\%$.
14. TOP 0.725MM TRACES TO BE 50 OHM $Z_0 \pm 5\%$ REF TO L03. BOTTOM 0.725MM TRACES TO BE 50 OHM $Z_0 \pm 5\%$ REF TO L04.
15. VENDOR TO PROVIDE PCB MICRO-SECTION OF COUPON AREA & TDR TEST REPORT.
16. REFERENCE ADDITIONAL FAB NOTES IN FILE README.TXT

LAYER STACKUP		FILE NAMES
PRIMARY SILKSCREEN		5383-EB_PSS.PHO
PRIMARY SOLDERMASK		5383-EB_PSM.PHO
PRIMARY SIDE		5383-EB_PRL.PHO
FR-406 - 7MIL THK		
RF ROUTE/GND		5383-EB_L02.PHO
FR-406 - 7MIL THK		
GROUND PLANE		5383-EB_L03.PHO
FR-4 IPC-4101/26		
POWER ROUTE/GND		5383-EB_L04.PHO
FR-406 - 7MIL THK		
RF ROUTE/GND		5383-EB_L05.PHO
FR-406 - 7MIL THK		
SECONDARY SIDE		5383-EB_SEC.PHO
SECONDARY SOLDERMASK		5383-EB_SSM.PHO
SECONDARY SILKSCREEN		5383-EB_SSS.PHO

SCALE: NONE

SIZE	QTY	SYM	PLT	TOOL	TOL
0.007	91	+	P	1	+0/-0.007
0.012	26	X	P	2	+0/-0.012
0.013	1166	□	P	3	+0/-0.013
0.020	4	◇	P	4	+/-0.003
0.040	165	⊗	P	5	+/-0.003
0.052	2	⊗	P	6	+/-0.003
0.091	2	A	P	7	+/-0.003
0.125	5	B	N	8	+/-0.003

UNLESS OTHERWISE SPECIFIED		THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND SHALL NOT BE DUPLICATED OR USED FOR ANY PURPOSE OTHER THAN THAT FOR WHICH PROVIDED OR DISCLOSED IN WHOLE OR IN PART, WITHOUT THE WRITTEN CONSENT OF SILICON LABORATORIES, INC..		COMPANY:  400 W. CESAR CHAVEZ ST. AUSTIN, TX 78701 (512) 416-8500 www.siliconlabs.com	
DIMENSIONS ARE IN INCHES AND APPLY AFTER FINISH DIMENSIONS IN BRACKETS () ARE IN MILLIMETERS INTERPRET DRAWING PER MIL-D-1000		TOLERANCES		NAME: Si5383-EB	
HOLE TOLERANCES PER 78027		DESIGN		SIZE	
DECIMALS		LAYOUT		PART NUMBER:	
XX +/-		AA		B	
XXX +/-		27JAN2016		SCALE: 1:1	
PART TO BE FREE OF BURRS		02FEB2016		FABRICATION DRAWING	
BREAK EDGES		BEND RADIUS		SHEET 1 OF 1	
MAX		MAX			