













SILICON LABS
SiLabs® SI53258-D02-AM-QFN40-EVB REV 1.0





- TP22 GND
- TP20 IMP_SEL
- TP21 CLK_SEL
- TP19 OEb_OUT7:6
- TP18 OEb_OUT5:4
- TP17 OEb_OUT3:2
- TP16 OEb_OUT1:0



PRIMARY ASSEMBLY
PRIMARY SILKSCREEN










PRIMARY SOLDER MASK







PRIMARY SIDE















SECONDARY SIDE








SECONDARY SOLDER MASK








PRIMARY SOLDER PASTE











NOTES : UNLESS OTHERWISE SPECIFIED

1. MANUFACTURE IN ACCORDANCE WITH IPC-6012, TYPE 3, CLASS 2.
2. END PRODUCT FEATURES SHALL NOT VARY MORE THAN 20% FROM ARTWORK ORIGINALS.
3. LAMINATE AND PREPREG SHALL BE AS PER IPC-4101/28.83.98 WITH A DECOMPOSITION TEMPERATURE $\geq 345^{\circ}\text{C}$, COLOR, NATURAL.
4. COPPER WEIGHT SHALL BE 0.5 OZ./SQ. FT. BEFORE PLATING.
5. ALL PLATED THROUGH HOLES SHALL HAVE A MINIMUM OF 0.001" COPPER.
6. DRILL HOLE TOLERANCE AFTER PLATING SHALL BE ± 0.003 ".
7. MINIMUM ANNUAL RING SHALL BE 0.001".
8. MINIMUM ANNUAL RING AT EMERGENT CONDUCTORS SHALL BE 0.003".
9. FINAL PCB THICKNESS SHALL BE $0.062^{\circ} \pm 10\%$.
10. WARP/TWIST SHALL NOT EXCEED 1.0X.
11. FINISH SHALL BE LPL, BLUE SMOGC, ENG. BOTH SIDES.
12. SILKSCREEN WITH NONCONDUCTIVE WHITE EPOXY INK.
13. EXTERNAL 6.0MIL TRACES TO BE $42.5 \text{ OHM } Z_0 \pm 5\%$. EXTERNAL 26MIL TRACES TO BE $42.5 \text{ OHM } Z_0 \pm 5\%$ REF TO L03.
14. VENDOR TO PROVIDE PCB MICRO-SECTION OF COUPON AREA & TDR TEST REPORT.
15. REFERENCE ADDITIONAL FAB NOTES IN FILE README.TXT

LAYER STACKUP		FILE NAMES
PRIMARY SILKSCREEN		53258-D02-AM-QFN40-CEVB_PSS.PHO
PRIMARY SOLDERMASK		53258-D02-AM-QFN40-CEVB_PSM.PHO
PRIMARY SIDE/RF ROUTE		53258-D02-AM-QFN40-CEVB_PRL.PHO
275HM	2.8MIL THK	
GROUND PLANE		53258-D02-AM-QFN40-CEVB_L02.PHO
275HM	8MIL THK	
PWR PLANE		53258-D02-AM-QFN40-CEVB_L03.PHO
275HM	46.5MIL THK	
SECONDARY SIDE		53258-D02-AM-QFN40-CEVB_SEC.PHO
SECONDARY SOLDERMASK		53258-D02-AM-QFN40-CEVB_SSM.PHO
SECONDARY SILKSCREEN		53258-D02-AM-QFN40-CEVB_SSS.PHO
SCALE: NONE		

SIZE	QTY	SYM	PLT	TOOL	TOL
0.008	73	+	P	1	$+0/-0.008$
0.012	1194	X	P	2	$+0/-0.012$
0.030	1	□	P	3	$+/-0.003$
0.040	71	◇	P	4	$+/-0.003$
0.052	2	⊗	P	5	$+/-0.003$
0.091	2	⊗	P	6	$+/-0.003$
0.125	9	A	N	7	$+/-0.003$

UNLESS OTHERWISE SPECIFIED		THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND SHALL NOT BE DUPLICATED OR USED FOR ANY PURPOSE OTHER THAN THAT FOR WHICH PROVIDED OR DISCLOSED IN WHOLE OR IN PART, WITHOUT THE WRITTEN CONSENT OF SILICON LABORATORIES, INC.		COMPANY: SILICON LABS 400 W CESAR CHAVEZ ST. AUSTIN, TX 78701 (512) 466-8500 www.silabs.com	REV: 1.0
DIMENSIONS ARE IN INCHES AND APPLY AFTER FINISH DIMENSIONS IN BRACKETS () ARE IN MILLIMETERS INTERPRET DRAWING PER MIL-D-8835		TOLERANCES HOLE TOLERANCES PER TAB07 DECIMALS ANGLES SURFACES xxx +/- MICROINCHES PART TO BE FREE OF BURRS BEND RADIUS BEND RELIEF		DESIGN TS 02/01/2019 LAYOUT AA 02/01/2019 SIZE C SCALE 1:1 FABRICATION DRAWING	
DO NOT SCALE DRAWING		SCALE 1:1		SHEET 1 OF 1	