








SECONDARY SILKSCREEN




[illegible]






PRIMARY SIDE






GROUND PLANE






POWER PLANE







SECONDARY SIDE






SECONDARY SOLDER MASK









PRIMARY SOLDER PASTE







SECONDARY SOLDER PASTE









SIZE	QTY	SYM	PLATED	TOL
0.04	129	+	YES	+/-0.003
0.012	147	X	YES	+0/-0.012
0.125	4	□	YES	+/-0.003
0.071	14	◇	YES	+/-0.003
0.055	2	⊗	YES	+/-0.003
0.032	2	⊠	NO	+/-0.003
0.034 x 0.055	2	+ ^A	YES	+/-0.003
0.028	5	+ ^B	YES	+/-0.003
0.022 x 0.048	2	+ ^C	YES	+/-0.003

NOTES : UNLESS OTHERWISE SPECIFIED

1. MANUFACTURE IN ACCORDANCE WITH IPC-6012, TYPE 3, CLASS 2.
2. END PRODUCT FEATURES SHALL NOT VARY MORE THAN 20% FROM ARTWORK ORIGINALS.
3. LAMINATE AND PREPREG SHALL BE AS PER IPC-4101/26,83,98 WITH A DECOMPOSITION TEMPERATURE $\geq 345^{\circ}\text{C}$, COLOR, NATURAL.
4. COPPER WEIGHT SHALL BE 0.5 OZ./SQ. FT. BEFORE PLATING.
5. ALL PLATED THROUGH HOLES SHALL HAVE A MINIMUM OF 0.001" COPPER.
6. DRILL HOLE TOLERANCE AFTER PLATING SHALL BE ± 0.003 ".
7. MINIMUM ANNULAR RING SHALL BE 0.001".
8. MINIMUM ANNULAR RING AT EMERGENT CONDUCTORS SHALL BE 0.003".
9. FINAL PCB THICKNESS SHALL BE 0.062" $\pm$ 0.004" ACROSS PADS.
10. WARP/TWIST SHALL NOT EXCEED 0.010 INCH PER INCH.
11. FINISH SHALL BE LPI, BLUE S.M.O.B.C., PLATE ENIG BOTH SIDES.
12. SILKSCREEN WITH NONCONDUCTIVE WHITE EPOXY INK.
13. NO VENDOR MARKINGS OR ALTERATIONS SHALL BE PERMITTED ON ANY METAL OR SILKSCREEN LAYERS.
14. DO NOT CLEAR SILKSCREEN FROM VIA PADS.
A MINIMAL SILKSCREEN CLEARANCE FROM VIA HOLES IS ACCEPTABLE.

LAYER STACKUP FILE NAMES

PRIMARY SILKSCREEN	CP2615_PSS.PHO
PRIMARY SOLDERMASK	CP2615_PSM.PHO
PRIMARY SIDE	CP2615_PRI.PHO
GROUND PLANE	CP2615_L02.PHO
POWER PLANE	CP2615_L03.PHO
SECONDARY SIDE	CP2615_SEC.PHO
SECONDARY SOLDERMASK	CP2615_SSM.PHO
SECONDARY SILKSCREEN	CP2615_SSS.PHO

SCALE: NONE

UNLESS OTHERWISE SPECIFIED			THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION AND SHALL NOT BE DUPLICATED OR USED FOR ANY PURPOSE OTHER THAN THAT FOR WHICH PROVIDED OR DISCLOSED IN WHOLE OR IN PART, WITHOUT THE WRITTEN CONSENT OF SILICON LABORATORIES, INC..			COMPANY:  400 W Cesar Chavez AUSTIN, TX 78701 (512)416-8500 www.silabs.com		
DIMENSIONS ARE IN INCHES AND APPLY AFTER FINISH DIMENSIONS IN BRACKETS [] ARE IN MILLIMETERS INTERPRET DRAWING PER MIL-D-1000						NAME: CP2615 USB-to-I2S Bridge EVB		
TOLERANCES						REV : 2.0		
HOLE TOLERANCES PER 78027								
DECIMALS .XX +/- .XXX +/-	ANGLES +/-	SURFACES MICROINCHES	DESIGN	MC	13FEB2018	SIZE A	PART NUMBER:	
PART TO BE FREE OF BURRS			LAYOUT	CT	13FEB2018			
BREAK EDGES MAX	BEND RADIUS MAX	BEND RELIEF MAX	DO NOT SCALE DRAWING			SCALE 1:1 FABRICATION DRAWING SHEET 1 OF 1		