





## **Analog Integration**




#### Analog-to-Digital Converter

- 12-bit @ 1 MSamples/s: 350 μA
- Up to 8 input channels
  - Integrated temperature sensor
- Up to 4096x oversampling in HW
- Internal/external references
  - 5 µs settling
- Autonomous operation with DMA/PRS
- Separate single and scan mode configs



## **Input Options**



Input and ref can be single ended or differential

4

## Single vs Scan


#### **Single conversion**


INPUTSEL = CH3





#### Scan conversion


INPUTMASK = (CH0 | CH1 | CH4)



















## **Conversion Timing**

■ Timing: One conversion, 13 cycles




## **Tuning for Speed**

Only way to achieve 12bit, 1MSPS:




13 MHz -> must have HFXO/HFRCO at 13, 26 or 39 MHz


#### Prescalers



# ADC Input Circuitry – Differential



# ADC Input Circuitry – Single Ended



## Hardware Oversampling

- ➤ Up to 4096x oversampling in hardware
- Result is accumulated and rightshifted
- **▶** Not neccessarily true 16-bit result!

OVS	Right shifts	Result # bits
2x	0	13
4x	0	14
8x	0	15
16x	0	16
32x	1	16
64x	2	16
128x	3	16
256x	4	16
512x	5	16
1024x	6	16
2048x	7	16
4096x	8	16

#### Calibration

- Internal references calibrated in production test
- Calibration values stored in DI page
- Values for 1.25V BG loaded at reset
- Emlib functions automatically load corresponding calibration values


```
00340 /*********************************
00360 void ADC InitSingle (ADC TypeDef *adc, const ADC InitSingle TypeDef *init)
00361 {
00362 uint32 t tmp;
00363
00364
       EFM_ASSERT(ADC_REF_VALID(adc));
00365
       /* Make sure single conversion is not in progress */
00367 adc->CMD = ADC_CMD_SINGLESTOP;
00369 /* Load proper calibration data depending on selected reference */
00370 ADC CalibrateLoadSingle(adc, init->reference);
00371
00372 tmp = ((uint32 t)(init->prsSel) << ADC SINGLECTRL PRSSEL SHIFT) |
             ((uint32_t)(init->acqTime) << _ADC_SINGLECTRL_AT_SHIFT)
00373
             ((uint32_t)(init->reference) << _ADC_SINGLECTRL_REF_SHIFT) |
00374
             ((uint32_t)(init->input) << _ADC_SINGLECTRL_INPUTSEL_SHIFT) |
00375
             ((uint32_t)(init->resolution) << _ADC_SINGLECTRL_RES_SHIFT);
00376
00377
00378
       if (init->prsEnable)
00379 {
00380
        tmp |= ADC SINGLECTRL PRSEN;
00381
00382
```

#### DI Page

0x0FE081B4	ADC0_CAL_1V25	[14:8]: Gain for 1V25 reference, [6:0]: Offset for 1V25 reference.
0x0FE081B6	ADC0_CAL_2V5	[14:8]: Gain for 2V5 reference, [6:0]: Offset for 2V5 reference.
0x0FE081B8	ADC0_CAL_VDD	[14:8]: Gain for VDD reference, [6:0]: Offset for VDD reference.


# Integrated Temperature Sensor

Calibrated at 25 C




## Temperature Sensor Error

# Difference between measured temperature and actual temperature vs temperature





## **Energy Efficient ADC Sampling**




## Digital-to-Analog Converter

- 12-bit resolution
- 200 μA @ 500 kSamples/s
- 2 independent channels
- Internal references
- Sine generation mode
- PRS/DMA Trigger





#### DAC



- Two independent channels,
- Internal references
- Output to internal peripherals

## Output Modes

#### **Single Ended**

$$V_{OUT} = V_{DACn\_OUTx} - V_{SS} = V_{ref} x CHxDATA/4095$$

#### **Differential**

Common mode = VDD / 2


Signed integer

#### DAC built in Sine Wave Generator




- 16 sample sine wave HW look-up table in DAC
- Frequency set by HFPERCLK supplied to DAC

#### DAC built in Sine Wave Generator




- Signal generation is controlled by PRS
- Output can be tri-stated or driven to Vdd/2
- Can be used for simple power line communication


## DAC Signal with DMA and PRS





#### DAC Sine Wave Generator with PRS





- DMA fetches samples from RAM, can produce any waveform, even music.
- Sample-frequency timed by PRS from TIMER















#### Current DAC

#### **IDAC Highlights**

- Zero Gecko only
- •Configurable 0.05-64 µA output
  - 4x32 steps
- Only 10 nA current overhead
- PRS triggered operation
- Biasing of external components
  - E.g. amplifiers



## **IDAC Ranges**

- 4 Ranges
- 32 Steps in each range

Table 23.1. Range Selection

Range Select	Range Value [µA]	Step Size [nA]	Step Counts	
0	0.05 - 1.6	50	32	
1	1.6 - 4.7	100	32	
2	0.5 - 16	500	32	
3	2 - 64	2000	32	

#### Calibration

- Middle of each range is calibrated in production test
- Calibration values stored in DI page
- Tuning values automatically loaded by emlib

```
00175 void IDAC RangeSet (IDAC TypeDef *idac, const II
00176 {
00177 uint32 t tmp;
00178
      EFM ASSERT(IDAC REF VALID(idac));
00179
       EFM ASSERT((range >> IDAC CURPROG RANGESEL S
00180
00181
00182
       /* Load proper calibration data depending on
00183
      switch ((IDAC Range TypeDef) range)
00184
00185 case idacCurrentRange0:
       idac->CAL = (DEVINFO->IDACOCALO & DEVINFO
00186
00187
       break;
00188 case idacCurrentRange1:
       idac->CAL = (DEVINFO->IDACOCALO & DEVINFO
00189
00190
       break:
00191 case idacCurrentRange2:
       idac->CAL = (DEVINFO->IDACOCALO & DEVINFO
00192
00193
       break;
00194 case idacCurrentRange3:
       idac->CAL = (DEVINFO->IDACOCALO & DEVINFO
00195
00196
00197 }
00198
```


0x0FE081C8	IDAC0_CAL_RANGE0	[7:0]: Current range 0 tuning.
0x0FE081C9	IDAC0_CAL_RANGE1	[7:0]: Current range 1 tuning.
0x0FE081CA	IDAC0_CAL_RANGE2	[7:0]: Current range 2 tuning.
0x0FE081CB	IDAC0_CAL_RANGE3	[7:0]: Current range 3 tuning.

## **Duty Cycle**

- IDAC can be duty-cycled at 4 Hz
- Sources current at low overhead
- Default enabled in EM2/EM3
- Default disabled in EM0/EM1
- Cannot sink in duty-cycle mode

Bit	Name	Reset	Access	Description	
31:2	Reserved	To ensure co	To ensure compatibility with future devices, always write bits to 0. M		
1	EM2DUTYCYCLEDIS	0	RW	EM2/EM3 Duty Cycle Disable.	
	Set to disable duty cycling in EM2 and EM3.				
0	DUTYCYCLEEN	0	RW	Duty Cycle Enable.	
	Set to always enable duty cycling. Will override EM2DUTYCYCLEDIS.				

#### **ACMP Overview**




### **ACMP Input Selection**

- Positive Channel
  - Input pins 0-7


#### Negative Channel

- Input pins 0-7
- 1.25V BG
- 2.5V BG
- Scaled VDD
- DAC channels




 $V_{DD\_SCALED} = V_{DD} \times VDDLEVEL/63$ 


# Hysteresis



## Hysteresis




### Response Time




FULLBIAS = 0, HALFBIAS = 1

# Capacitive Sense Mode



# Capacitive Sense Mode




### **ACMP IRQ**


Both ACMPs share one IRQ, called ACMP0\_IRQ

#### **Enumerations** enum IRQn { NonMaskableInt\_IRQn = -14, $HardFault_IRQn = -13,$ MemoryManagement\_IRQn = -12, $BusFault_IRQn = -11,$ UsageFault\_IRQn = -10, $SVCall_IRQn = -5$ , $DebugMonitor_IRQn = -4$ , $PendSV_IRQn = -2,$ $SysTick_IRQn = -1,$ $DMA_IRQn = 0,$ $GPIO_EVEN_IRQn = 1,$ $TIMERO_IRQn = 2$ , $USARTO_RX_IRQn = 3,$ $USARTO_TX_IRQn = 4,$ $ACMPO_IRQn = 5$ $ADCO_IRQn = 6,$ $DACO_IRQn = 7$ ,


## **ACMP Bias**




## **Operational Amplifiers**



### Operational Amplifiers in DAC



## Non-Inverting Amplifier



### Non-Inverting Amplifier


Preset common configurations in emlib


```
/*Turn on the DAC clock*/
CMU_ClockEnable(cmuClock_DACO, true);


/*Define the configuration for OPA2*/
OPAMP_Init_TypeDef configuration = OPA_INIT_NON_INVERTING_OPA2;


/*Enable OPA2*/
OPAMP_Enable(DACO, OPA2, &configuration);
```


- Only some options available in emlib
- > To fully utilize the opamps, one must go touch the registers directly




















#### Resistor Ladder



## Output to ADC




- Output to ADC, what if there is no pin on that package?
- Still OK to use that pad for internal routing



#### OPAMP + LESENSE

#### OPAMP + LESENSE



#### **OPAMP** Details

OPAMP + LESENSE

