Si53306-B-GM Any Format Clock Buffer

Frequency Max (MHz)

The Si53306-B-GM is a universal 1 : 4 low jitter clock buffer/level translator with pin-selectable output clock signal format and divider selection. The Si53306-B-GM features a glitchless switching mux, making it ideal for redundant clocking applications. The Si53306-B-GM utilizes Silicon Laboratories' advanced CMOS technology to fanout 4 from 1 to 725 MHz with guaranteed low additive jitter, low skew, and low propagation delay variability. The Si53306-B-GM features minimal cross-talk and provides superior supply noise rejection, simplifying low jitter clock distribution in noisy environments. Independent core and output bank supply pins provide integrated level translation without the need for external circuitry.

Similar Devices: SI53306-B-GM

View Datasheet for all specifications View Datasheet for all specifications View Datasheet for all specifications
Specifications Summary

Inputs: 1

Outputs: 4

Frequency Min (MHz): 1

Frequency Max (MHz): 725

Additive Jitter (ps): 0.05

Zero Delay Mode: No

Package Type: QFN16

Package Size (mm): 3x3

Development Tools Type
Si53301/4 Clock Buffer Development Kit Development Kits
Title Version Resource Type
PB #1403261: Si53306 Product Bulletin Product Change Notifications (PCN)
PCN #1511251: PCN General Si533xx ShipMedia Product Change Notifications (PCN)
Si53306-B-GM IBIS Model 3.0 Software
Si53306 1:4 Low-Jitter Universal Buffer/Level Translator 1.0 Data Sheets
SI53306 CAD/CAE Schematic Footprints and Symbols Schematic and Layout Files
EOL #1403114: Global Foundries (GFSG) 35um and Last Time Buy (LTB) Product Change Notifications (PCN)
PB #1410022 Si53302 Si53301 v1.1 datasheet Product Change Notifications (PCN)
EOL #1309161: SL38007 Clock Generator EOL Product Change Notifications (PCN)
PCN1308282 SL15300EZC Double Ground Wire UTACTH Product Change Notifications (PCN)
PCN #1309162: SL38X 20QFN 4x4 Silicon Clocks Assembly Test Site Change UTACTH Product Change Notifications (PCN)
AN766: Understanding and Optimizing Clock Buffer's Additive Jitter Performance 0.1 Application Notes
Silicon Labs' Timing Solutions for Xilinx FPGAs by Application 1.0 Miscellaneous
Silicon Labs' Timing Solutions for Altera FPGAs by Application 1.0 Miscellaneous
SI53308 CAD/CAE Schematic Footprints and Symbols Schematic and Layout Files
SI53312 CAD/CAE Schematic Footprints and Symbols Schematic and Layout Files
How to Select the Right PLL-based Oscillator for Your Timing Application White Papers
DSPLL & MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs White Papers
Addressing Timing Challenges in 6G-SDI Applications White Papers
時脈樹設計原則 1.0 White Papers
Timing ICs Keep Beat with Needs of Today’s Embedded Market 1.0 White Papers
时钟树设计原则 1.0 White Papers
Choosing the Optimal Internal or External Clocking Solution for FPGA-Based Designs White Papers
When to Use a Clock vs. an Oscillator 1.0 White Papers
Clock Tree Design Considerations White Papers
PB 1601121 Si53019-A01A Package Drawing Update in Data Sheet Product Change Notifications (PCN)
PCI Express Solutions 2 Brochures
Timing Jitter Primer eBook 2 White Papers
Timing Jitter Tutorial and Measurement Guide (e-book) 1 White Papers
Standard Outerbox Label Change to Include RoHS and Halogen Free Mark Product Change Notifications (PCN)
PB #1606031: Inner Box Label Change Product Change Notifications (PCN)
TimingSoftwareVersionInfo.xml Software
AN699: FPGA Reference Clock Phase Jitter Specifications 0.1 Application Notes
Contact Sales Contact Sales
Close
Loading Results