Si53345-B-GM LVDS Clock Buffer

Frequency Max (MHz)

Input Format(s)

The Si53345-B-GM is a LVDSl 2 : 10 low jitter clock buffer. The Si53345-B-GM features a glitchless switching mux, making it ideal for redundant clocking applications. The device utilizes advanced CMOS technology from Silicon Labs to fanout 10 clocks from DC  to 200 MHz with guaranteed low additive jitter, low skew, and low propagation delay variability. The Si53345-B-GM features minimal cross-talk and provides superior supply noise rejection, simplifying low jitter clock distribution in noisy environments. Independent core and output bank supply pins provide integrated level translation without the need for external circuitry.

Similar Devices: SI53344-B-GM SI53345-B-GM

View Datasheet for all specifications
Specifications Summary

Inputs: 2

Outputs: 10

Frequency Min (MHz): DC

Frequency Max (MHz): 200

Additive Jitter (ps): 0.05

Zero Delay Mode: No

Package Type: QFN32

Package Size (mm): 5x5

Development Tools Type
Si53301/4 Clock Buffer Development Kit Development Kits
Title Version Resource Type
Si5338/35/34/56 ClockBuilder Desktop Software 6.5 Software
Si53340-41-42-43-44-45 Low-Jitter LVDS Fanout Clock Buffers with up to 10 LVDS Outputs from Any-Format Input and Wide Frequency Range from dc up to 1250 MHz 1.2 Data Sheets
17051960 Relocation of Singapore Test Centre and Order Fullfillment Centre Product Change Notifications (PCN)
Silicon Labs' Timing Solutions for Xilinx FPGAs by Application 1.0 Miscellaneous
Silicon Labs' Timing Solutions for Altera FPGAs by Application 1.0 Miscellaneous
How to Select the Right PLL-based Oscillator for Your Timing Application White Papers
DSPLL & MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs White Papers
Addressing Timing Challenges in 6G-SDI Applications White Papers
Timing ICs Keep Beat with Needs of Today’s Embedded Market 1.0 White Papers
Choosing the Optimal Internal or External Clocking Solution for FPGA-Based Designs White Papers
When to Use a Clock vs. an Oscillator 1.0 White Papers
PB 1601121 Si53019-A01A Package Drawing Update in Data Sheet Product Change Notifications (PCN)
PCI Express Solutions 2 Brochures
Timing Jitter Primer eBook 2 White Papers
Timing Jitter Tutorial and Measurement Guide (e-book) 1 White Papers
AN699: FPGA Reference Clock Phase Jitter Specifications 0.1 Application Notes
TimingSoftwareVersionInfo.xml Software
Standard Outerbox Label Change to Include RoHS and Halogen Free Mark Product Change Notifications (PCN)
PB #1606031: Inner Box Label Change Product Change Notifications (PCN)
Contact Sales Contact Sales
Close
Loading Results