Si53321-B-GM LVPECL Clock Buffer

Clock Inputs

Clock Outputs

The Si53321-B-GM is a LVPECL 2 : 10 low jitter buffer. The Si53321-B-GM features a glitchless switching mux, making it ideal for redundant clocking applications. The Si53321-B-GM utilizes Silicon Laboratories' advanced CMOS technology to fanout 10 from DC to 1250 MHz with guaranteed low additive jitter, low skew, and low propagation delay variability. The Si53321-B-GM features minimal cross-talk and provides superior supply noise rejection, simplifying low jitter clock distribution in noisy environments. Independent core and output bank supply pins provide integrated level translation without the need for external circuitry.

Similar Devices: SI53321-B-GM

View Datasheet for all specifications
Specifications Summary

Inputs: 2

Outputs: 10

Frequency Min (MHz): DC

Frequency Max (MHz): 1250

Additive Jitter (ps): 0.05

Zero Delay Mode: No

Package Type: QFN32

Development Tools Type
Si53301/4 Clock Buffer Development Kit Development Kits
Title Version Resource Type
Si5338/35/34/56 ClockBuilder Desktop Software 6.5 Software
17051960 Relocation of Singapore Test Centre and Order Fullfillment Centre Product Change Notifications (PCN)
PCN #1511251: PCN General Si533xx ShipMedia Product Change Notifications (PCN)
Si53321-B-GM IBIS Model 4.0 Software
AN739: Estimating Clock Tree Jitter 0.91 Application Notes
Si53320-21-22-23-25-26-27-28 Low-Jitter LVPECL Fanout Clock Buffers with up to 10 LVPECL Outputs from Any-Format Input and Wide Frequency Range from DC up to 1250 MHz 1.2 Data Sheets
Si53301/4-EVB User's Guide 0.3 User Guides
SI53321_ELQFP_32 CAD/CAE Schematic Footprints and Symbols Schematic and Layout Files
SI53321_QFN_32 CAD/CAE Schematic Footprints and Symbols Schematic and Layout Files
Silicon Labs' Timing Solutions for Xilinx FPGAs by Application 1.0 Miscellaneous
Silicon Labs' Timing Solutions for Altera FPGAs by Application 1.0 Miscellaneous
How to Select the Right PLL-based Oscillator for Your Timing Application White Papers
DSPLL & MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs White Papers
Addressing Timing Challenges in 6G-SDI Applications White Papers
Timing ICs Keep Beat with Needs of Today’s Embedded Market 1.0 White Papers
Choosing the Optimal Internal or External Clocking Solution for FPGA-Based Designs White Papers
When to Use a Clock vs. an Oscillator 1.0 White Papers
PB 1601121 Si53019-A01A Package Drawing Update in Data Sheet Product Change Notifications (PCN)
PCI Express Solutions 2 Brochures
Timing Jitter Primer eBook 2 White Papers
Timing Jitter Tutorial and Measurement Guide (e-book) 1 White Papers
PB #1606031: Inner Box Label Change Product Change Notifications (PCN)
AN699: FPGA Reference Clock Phase Jitter Specifications 0.1 Application Notes
Standard Outerbox Label Change to Include RoHS and Halogen Free Mark Product Change Notifications (PCN)
Timing Product Selector Guide Brochures
Timing Software Version Information Software
Contact Sales Contact Sales
Loading Results