Si51210 LVCMOS 2 Output Clock Generator

Output Frequency Max

VDD

The Si51210  LVCMOS Clock Generator supports 2 outputs and has a frequency output between 3 and 170 MHz.

Similar Devices: SI51210 SI51214

View Datasheet for all specifications
Specifications Summary

Reference Inputs: 1

Clock Outputs: 2

Phase Jitter (ps):

Input Frequency Min (MHz): 3

Input Frequency Max (MHz): 165

Output Frequency Min (MHz): 3

Output Frequency Max (MHz): 170

Output Format(s): LVCMOS

Jitter Attenuator: No

PCI Express: No

Package Type: TDFN6

Package Size (mm): 1.2x1.4

Development Tools Type
Si51211-EVB Tiny Clock Generators Evaluation Kit Development Kits
Title Version Resource Type
ClockBuilder Pro Software Installer 2.21 Software
Si51210 Two Outputs Factory Programmable Clock Generator 1.0 Data Sheets
Timing MSL Removal Errata 06.04.13 Errata
17061678-End-Of-Life-Notification-for-Legacy-Timing-Products Product Change Notifications (PCN)
AN428 Jumpstart Software Ver 1.3 1.3 Software
AN491: Power Supply Rejection for Low Jitter Clocks 0.2 Application Notes
AN428: Jump Start: In-System, Flash-Based Programming for Silicon Labs’ Timing Products 0.6 Application Notes
AN377: Timing and Synchronization in Broadcast Video 0.1 Application Notes
Selecting the Optimum PCIe Clock Source 1.0 White Papers
Configurable Tiny Clocks Reduce Space, Power and EMI in Consumer Electronics Designs 1.0 White Papers
The Pros and Cons of Consolidating Frequency Sources Using Oscillators and Clock Generators 1.0 White Papers
CBPro Project File Inspector 1.0 Software
Silicon Labs' Timing Solutions for Xilinx FPGAs by Application 1.0 Miscellaneous
Silicon Labs' Timing Solutions for Altera FPGAs by Application 1.0 Miscellaneous
How to Select the Right PLL-based Oscillator for Your Timing Application White Papers
DSPLL & MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs White Papers
Addressing Timing Challenges in 6G-SDI Applications White Papers
Timing ICs Keep Beat with Needs of Today’s Embedded Market 1.0 White Papers
Choosing the Optimal Internal or External Clocking Solution for FPGA-Based Designs White Papers
When to Use a Clock vs an Oscillator 0.1 White Papers
When to Use a Clock vs. an Oscillator 1.0 White Papers
Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking 1.0 White Papers
PB 1601121 Si53019-A01A Package Drawing Update in Data Sheet Product Change Notifications (PCN)
PCI Express Solutions 2 Brochures
Timing Jitter Primer eBook 2 White Papers
Timing Jitter Tutorial and Measurement Guide (e-book) 1 White Papers
Standard Outerbox Label Change to Include RoHS and Halogen Free Mark Product Change Notifications (PCN)
PB #1606031: Inner Box Label Change Product Change Notifications (PCN)
TimingSoftwareVersionInfo.xml Software
AN699: FPGA Reference Clock Phase Jitter Specifications 0.1 Application Notes
Contact Sales Contact Sales
Close
Loading Results