Si5351A-B-GT LVCMOS 3 Output Clock Generator

Clock Outputs

The Si5351A-B-GT  LVCMOS Clock Generator supports 3 outputs and has a frequency output between 0.0025 and 200 MHz.

Similar Devices: SI5351A-B-GM SI5351A-B-GT

View Datasheet for all specifications
Specifications Summary

Reference Inputs: 1

Clock Outputs: 3

Phase Jitter (ps): 3.5

Input Frequency Min (MHz): 25

Input Frequency Max (MHz): 27

Output Frequency Min (MHz): 0.0025

Output Frequency Max (MHz): 200

Output Format(s): LVCMOS

Jitter Attenuator: No

PCI Express: No

Package Type: MSOP10

Package Size (mm): 3x4.9

Title Version Resource Type
Selecting the Optimum PCIe Clock Source 1.0 White Papers
Configurable Tiny Clocks Reduce Space, Power and EMI in Consumer Electronics Designs 1.0 White Papers
AN491: Power Supply Rejection for Low Jitter Clocks 0.2 Application Notes
AN377: Timing and Synchronization in Broadcast Video 0.1 Application Notes
AN428: Jump Start: In-System, Flash-Based Programming for Silicon Labs’ Timing Products 0.6 Application Notes
AN428 Jumpstart Software Ver 1.3 1.3 Software
17061678-End-Of-Life-Notification-for-Legacy-Timing-Products Product Change Notifications (PCN)
The Pros and Cons of Consolidating Frequency Sources Using Oscillators and Clock Generators 1.0 White Papers
Choosing the Optimal Internal or External Clocking Solution for FPGA-Based Designs White Papers
When to Use a Clock vs. an Oscillator 1.0 White Papers
When to Use a Clock vs an Oscillator 0.1 White Papers
Silicon Labs' Timing Solutions for Freescale 3.0 Miscellaneous
Silicon Labs' Timing Solutions for Cavium 2.0 Miscellaneous
Silicon Labs' Timing Solutions for Xilinx FPGAs by Application 1.0 Miscellaneous
Silicon Labs' Timing Solutions for Broadcom 1.0 Miscellaneous
Silicon Labs' Timing Solutions for Altera FPGAs by Application 1.0 Miscellaneous
How to Select the Right PLL-based Oscillator for Your Timing Application White Papers
DSPLL & MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs White Papers
Addressing Timing Challenges in 6G-SDI Applications White Papers
Timing ICs Keep Beat with Needs of Today’s Embedded Market 1.0 White Papers
AN619: Manually Generating an Si5351 Register Map 0.6 Application Notes
AN551: Crystal Selection Guide for Si5350/51 Devices 0.3 Application Notes
AN554: Si5350/51 PCB Layout Guide 0.3 Application Notes
Si5350 Timing ToolStick Quick-Start Guide 0.1 Quick Start Guides
Si535x-B20QFN-EVB User's Guide 0.3 User Guides
Programmable Product Request Form (PPR) 3.0 Miscellaneous
SI5351C_QFN CAD/CAE Schematic Footprints and Symbols Schematic and Layout Files
Si5351-B Data Sheet 1.0 Data Sheets
Glitch‐Free Frequency Shifting Simplifies Timing Design 0.2 White Papers
ClockBuilder Pro Software Installer 2.16.1 Software
Timing Jitter Tutorial and Measurement Guide (e-book) 1 White Papers
Clock and Oscillator Selector Guide 10 Brochures
PCI Express Solutions 2 Brochures
AN699: FPGA Reference Clock Phase Jitter Specifications 0.1 Application Notes
Standard Outerbox Label Change to Include RoHS and Halogen Free Mark Product Change Notifications (PCN)
PB #1606031: Inner Box Label Change Product Change Notifications (PCN)
PB 1601121 Si53019-A01A Package Drawing Update in Data Sheet Product Change Notifications (PCN)
TimingSoftwareVersionInfo.xml Software
Timing Jitter Primer eBook 2 White Papers
Contact Sales Contact Sales
Close
Loading Results