Si5342H 2 Output Coherent Optical Clock

Clock Outputs

The Si5342H is a 2 input 2 output 100G/400G coherent optical clock. The device has a frequency output range between 0.0001 and 2750 MHz. The device utilizes specialized high-speed dividers and drivers to deliver up to 2 2750 MHz clocks with ultra-low 0.1 ps rms phase jitter. The Si5342H leverages 4th generation DSPLL technology to clean recovered clocks, DCO mode for coherent DSP control via a fast SPI interface, and integrated MultiSynth fractional synthesis to support eye-diagram monitors, FEC, and MUX/DEMUX clock requirements. The single-chip integration of the device enables designers to meet the stringent performance, form-factor, and power requirements demanded in 100G/200G/400G line cards and modules. The Si5342H can be quickly and easily configured using ClockBuilder Pro software.

Similar Devices: SI5342H SI5344H

View Datasheet for all specifications
Specifications Summary

Reference Inputs: 2

Clock Outputs: 2

Phase Jitter (ps): 0.1

Input Frequency Min (MHz): 0.008

Input Frequency Max (MHz): 750

Output Frequency Min (MHz): 0.0001

Output Frequency Max (MHz): 2750


Jitter Attenuator: Yes

PCI Express: No

Package Type: QFN44

Package Size (mm): 7x7

Development Tools Type
Si5344H/Si5342H Coherent Optical Clock Development Kit Development Kits
Title Version Resource Type
ClockBuilder Pro Software Installer 2.28.1 Software
Si5344H/42H Data Sheet 1.0 Data Sheets
Si5344h IBIS Model 4.0 Software
Si5344H, Si5342H Family Revision C and D Reference Manual 1.1 Reference Manuals
Si5344H-42H Errata Rev D 1.0 Errata
ClockBuilder Pro README 2.28.1 Release Notes
AN1057: Hitless Switching using Si534x/8x Devices 0.1 Application Notes
UG286: ClockBuilderPro Field Programmer Kit 1.2 User Guides
CBPro Project File Inspector 1.0 Software
CBPro Project File Inspector README 1.0 Software
17051960 Relocation of Singapore Test Centre and Order Fullfillment Centre Product Change Notifications (PCN)
AN687: A Primer on Jitter, Jitter Measurement and Phase-Locked Loops 0.1 Application Notes
AN947: Implementing Zero Delay Mode Using the Si5340/41/42/44/45/80 0.1 Application Notes
AN56: Calculating Total Output Jitter for PLLs 0.3 Application Notes
Silicon Labs' Timing Solutions for Altera FPGAs by Application 1.0 Miscellaneous
High-Performance Clock Integration Key to 40/100G Networks 1.0 White Papers
How to Select the Right PLL-based Oscillator for Your Timing Application White Papers
DSPLL & MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs White Papers
Addressing Timing Challenges in 6G-SDI Applications White Papers
Timing ICs Keep Beat with Needs of Today’s Embedded Market 1.0 White Papers
Choosing the Optimal Internal or External Clocking Solution for FPGA-Based Designs White Papers
When to Use a Clock vs an Oscillator 0.1 White Papers
When to Use a Clock vs. an Oscillator 1.0 White Papers
Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking 1.0 White Papers
AN699: FPGA Reference Clock Phase Jitter Specifications 0.1 Application Notes
Standard Outerbox Label Change to Include RoHS and Halogen Free Mark Product Change Notifications (PCN)
Timing Solutions for Xilinx FPGAs Miscellaneous
Timing Solutions for Marvell Miscellaneous
Timing Solutions for NXP/Freescale Network Processors Miscellaneous
Timing Solutions for Broadcom Switches/PHYs Miscellaneous
Timing Solutions for Cavium Processors Miscellaneous
Timing Solutions for Intel FPGAs Miscellaneous
Timing Jitter Primer eBook 2 White Papers
Timing Jitter Tutorial and Measurement Guide (e-book) 1 White Papers
PB #1606031: Inner Box Label Change Product Change Notifications (PCN)
Timing Product Selector Guide Brochures
Timing Software Version Information Software
Contact Sales Contact Sales
Loading Results