Si531x/2x/6x/7x Jitter Attenuators
The Silicon Labs jitter attenuators generate infinite combinations of low-jitter output frequencies from any input frequency. Based on our innovative third generation DSPLL® architecture, these devices simplify clock tree design by replacing multiple clocks and oscillators, thereby minimizing bill of materials count and complexity.
Features
- Generates any frequency on any output(2 kHz - 1.4 GHz)
- Ultra-low jitter: 300 fs RMS
- Integrated loop filter with selectable loop bandwidth
- Hitless switching with phase buildout (auto/manual)
- Synchronous and freerun modes
- Best-in-class PSRR
- Dynamically reconfigurable output frequency (per output)
- Fast-lock: <100 ms
- Serially programmable via I²C/SPI
- Any format, any output: LVPECL, CML, LVDS, LVCMOS)
- In-circuit programmable
- Easy-to-use Clock Software Development Tools
Product Matrix
Devices
Part Number | Data Sheet | Dev KIt | Description | Control | Reference Inputs | Clock Outputs | Input Frequency min | Input Frequency max | Output Frequency min | Output Frequency max | Output Format(s) | Phase Jitter (RMS) | VDD (V) | VDDO (V) | Package Type | Package Size (mm) | Clock Generators | Jitter Attenuating Clocks | Synchronous Ethernet/1588 | PCI Express Clocks | 4G/LTE Wireless Clocks | Intel x86 Clocks |
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
![]() |
Si5315-EVB | SyncE/T1/E1 Jitter Attenuating Clock | Pin | 2 | 2 | 0.008 | 644 | 0.008 | 125, 644 | LVPECL; LVDS; CML; LVCMOS | 0.23 | 1.8; 2.5; 3.3 | 1.8; 2.5; 3.3 | QFN36 | 6x6 | No | Yes | Yes | No | No | No | |
![]() |
Si5316-EVB | Any-Frequency Jitter Attenuating Clock | Pin | 2 | 1 | 19 | 710 | 19 | 710 | LVPECL; LVDS; CML; LVCMOS | 0.3 | 1.8; 2.5; 3.3 | 1.8; 2.5; 3.3 | QFN36 | 6x6 | No | Yes | No | No | No | No | |
![]() |
Si5317-EVB | Any-Frequency Jitter Attenuating Clock | Pin | 1 | 2 | 1 | 100, 200, 350, 711 | 1 | 100, 200, 350, 711 | LVPECL; LVDS; CML; LVCMOS | 0.3 | 1.8; 2.5; 3.3 | 1.8; 2.5; 3.3 | QFN36 | 6x6 | No | Yes | No | No | No | No | |
![]() |
Si5319-EVB | Any-Frequency Jitter Attenuating Clock | I2C/SPI | 1 | 1 | 2 | 710 | 0.002 | 346, 808, 1417 | LVPECL; LVDS; CML; LVCMOS | 0.3 | 1.8; 2.5; 3.3 | 1.8; 2.5; 3.3 | QFN36 | 6x6 | No | Yes | No | No | No | No | |
![]() |
Si5322-23-EVB | Any-Frequency Jitter Attenuating Clock | Pin | 2 | 2 | 8, 19 | 707 | 0.008, 19 | 1050 | LVPECL; LVDS; CML; LVCMOS | 0.3, 0.6 | 1.8; 2.5; 3.3 | 1.8; 2.5; 3.3 | QFN36 | 6x6 | No | Yes | No | No | No | No | |
![]() |
Si5324-EVB | Any-Frequency Jitter Attenuating Clock | I2C/SPI | 2 | 2 | 2 | 710 | 0.002 | 150, 346, 808, 1417 | LVPECL; LVDS; CML; LVCMOS | 0.3 | 1.8; 2.5; 3.3 | 1.8; 2.5; 3.3 | QFN36 | 6x6 | No | Yes | No | No | No | No | |
![]() |
Si5325-26-EVB | Any-Frequency Jitter Attenuating Clock | I2C/SPI | 2 | 2 | 10 | 710 | 0.002 | 346, 808, 1417 | LVPECL; LVDS; CML; LVCMOS | 0.6 | 1.8; 2.5; 3.3 | 1.8; 2.5; 3.3 | QFN36 | 6x6 | No | Yes | No | No | No | No | |
![]() |
Si5325-26-EVB | Any-Frequency Jitter Attenuating Clock | I2C/SPI | 2 | 2 | 2 | 710 | 0.002 | 346, 808, 1417 | LVPECL; LVDS; CML; LVCMOS | 0.3 | 1.8; 2.5; 3.3 | 1.8; 2.5; 3.3 | QFN36 | 6x6 | No | Yes | No | No | No | No | |
![]() |
Si5327-EVB | Any-Frequency Jitter Attenuating Clock | I2C/SPI | 2 | 2 | 2 | 710 | 0.002 | 243, 346, 808 | LVPECL; LVDS; CML; LVCMOS | 0.5 | 1.8; 2.5; 3.3 | 1.8; 2.5; 3.3 | QFN36 | 6x6 | No | Yes | No | No | No | No | |
![]() |
Si5328-EVB | SyncE Jitter Attenuating Clock | I2C/SPI | 2 | 2 | 0.008 | 710 | 0.008 | 346, 808 | LVPECL; LVDS; CML; LVCMOS | 0.3 | 2.5; 3.3 | 2.5; 3.3 | QFN36 | 6x6 | No | Yes | Yes | No | No | No | |
![]() |
Si5365-66-EVB | Any-Frequency Jitter Attenuating Clock | Pin | 4 | 5 | 8, 19 | 707 | 0.008, 19 | 1050 | LVPECL; LVDS; CML; LVCMOS | 0.3, 0.6 | 1.8; 2.5; 3.3 | 1.8; 2.5; 3.3 | QFN36, TQFP100 | 14x14, 6x6 | No | Yes | No | No | No | No | |
![]() |
Si5367-68-EVB | Any-Frequency Jitter Attenuating Clock | I2C/SPI | 4 | 5 | 2 | 710 | 0.002 | 346, 808, 1417 | LVPECL; LVDS; CML; LVCMOS | 0.3 | 1.8; 2.5; 3.3 | 1.8; 2.5; 3.3 | TQFP100 | 14x14 | No | Yes | No | No | No | No | |
![]() |
Si5376-EVB | Quad DSPLL, 8-Output, Any Frequency (<808MHz), Any Output, Jitter Attenuator | I2C | 8 | 8 | 2 | 710 | 0.002 | 808 | LVPECL; LVDS; CML; LVCMOS | 0.4 | 1.8; 2.5 | 1.8; 2.5 | BGA80 | 10x10 | No | Yes | No | No | No | No | |
![]() |
Si5375-EVB | Quad DSPLL, 4-Output, Any Frequency (<808MHz), Any Output, Jitter Attenuator | I2C | 4 | 4 | 2 | 710 | 0.002 | 808 | LVPECL; LVDS; CML; LVCMOS | 0.4 | 1.8; 2.5 | 1.8; 2.5 | BGA80 | 10x10 | No | Yes | No | No | No | No |