Si5316 Jitter Attenuator Clock Multiplier

Input and Output Frequency Min

Input and Output Frequency Max

The Si5316 jitter attenuator combines third-generation DSPLL technology to enable any-frequency clock generation and jitter attenuation for applications requiring a high level of jitter performance. This device supports 2 input(s), 1 output(s) and has a maximum frequency output of 710 MHz. The Si5316 delivers 0.3 ps rms phase jitter performance with 0 ppm error. The loop filter is fully integrated on-chip, eliminating the risk of noise coupling associated with discrete solutions. Further, the jitter attenuation bandwidth is digitally programmable, providing jitter performance optimization at the application level.

Similar Devices: SI5316

View Datasheet for all specifications View Datasheet for all specifications View Datasheet for all specifications
Specifications Summary

Reference Inputs: 2

Clock Outputs: 1

Phase Jitter (ps): 0.3

Input Frequency Min (MHz): 19

Input Frequency Max (MHz): 710

Output Frequency Min (MHz): 19

Output Frequency Max (MHz): 710

Output Format(s): LVPECL; LVDS; CML; LVCMOS

Jitter Attenuator: Yes

PCI Express: No

Package Type: QFN36

Package Size (mm): 6x6

Title Version Resource Type
Si5316 IBIS Model 3.2 Software
Si5316 Precision Clock Jitter Attenuator 1.0 Data Sheets
SI5316 CAD/CAE Schematic Footprints and Symbols Schematic and Layout Files
Silicon Labs' Timing Solutions for Xilinx FPGAs by Application 1.0 Miscellaneous
Silicon Labs' Timing Solutions for Altera FPGAs by Application 1.0 Miscellaneous
How to Select the Right PLL-based Oscillator for Your Timing Application White Papers
DSPLL & MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs White Papers
Addressing Timing Challenges in 6G-SDI Applications White Papers
Timing ICs Keep Beat with Needs of Today’s Embedded Market 1.0 White Papers
Choosing the Optimal Internal or External Clocking Solution for FPGA-Based Designs White Papers
When to Use a Clock vs an Oscillator 0.1 White Papers
When to Use a Clock vs. an Oscillator 1.0 White Papers
Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking 1.0 White Papers
EOL #1512102: Si5310 Si5320 Si5364 EOL LTB Notice General Product Change Notifications (PCN)
Si5364 IBIS 3V3 Diff 1.0 Software
Jitter Calculator Readme File Software
Si5320/21/64 Jitter Simulation Software Software
AN687: A Primer on Jitter, Jitter Measurement and Phase-Locked Loops 0.1 Application Notes
AN513: Jitter Attenuation--Choosing the Right Phase-Locked Loop Bandwidth 0.1 Application Notes
AN377: Timing and Synchronization in Broadcast Video 0.1 Application Notes
AN947: Implementing Zero Delay Mode Using the Si5340/41/42/44/45/80 0.1 Application Notes
AN56: Calculating Total Output Jitter for PLLs 0.3 Application Notes
Si531x/2x/6x 抖动衰减时钟建议晶体列表 0.1 Reference Manuals
Si531x/2x/6x ジッター減衰クロック、推奨される水晶リスト 0.1 Reference Manuals
Si531x/2x/6x Jitter Attenuating Clock Recommended Crystal List 0.1 Reference Manuals
High-Performance Clock Integration Key to 40/100G Networks 1.0 White Papers
PB 1601121 Si53019-A01A Package Drawing Update in Data Sheet Product Change Notifications (PCN)
PCI Express Solutions 2 Brochures
Timing Jitter Primer eBook 2 White Papers
Timing Jitter Tutorial and Measurement Guide (e-book) 1 White Papers
PB #1606031: Inner Box Label Change Product Change Notifications (PCN)
AN699: FPGA Reference Clock Phase Jitter Specifications 0.1 Application Notes
Standard Outerbox Label Change to Include RoHS and Halogen Free Mark Product Change Notifications (PCN)
Timing Product Selector Guide Brochures
Timing Software Version Information Software
Contact Sales Contact Sales
Loading Results