Si5348A Network Synchronizer Clock for SyncE, SONET/SDH/PDH, and IEEE 1588

Output Frequency Max (MHz)

The Si5348A is a Network Synchronizer & Jitter Attenuator for Synchronous Ethernet, SONET/SDH, and PDH (T1/E1) applications. Utilizing fourth-generation DSPLL technology, the Si5348A provides any-frequency clock generation and jitter attenuation for applications requiring the highest level of jitter performance. No external loop filter components are required and the  PLL bandwidth is digitally programmable to values as low as 0.001 Hz. With phase jitter as low as 0.15 ps RMS, the Si5348A accepts 5 clock inputs ranging from 0.008 - 750 MHz and generates up to 7 clock output frequencies ranging from 0.000001 MHz to 718.5 MHz. The Si5348A meets all of the requirements specified by ITU-T G.8262 EEC Options 1 & 2, G.812 Type III & IV, G.813 Option 1, and Telcordia GR-1244 and GR-253 (Stratum 3/3E). When used with external IEEE 1588 stack and servo loop software, the Si5348A meets the requirements of ITU-T G.8273.1 and G.8273.2.  

Similar Devices: SI5348A SI5348B

View Datasheet for all specifications View Datasheet for all specifications
Specifications Summary

Reference Inputs: 5

Clock Outputs: 7

Phase Jitter (ps): 0.15

Input Frequency Min (MHz): 0.008

Input Frequency Max (MHz): 750

Output Frequency Min (MHz): 0.000001

Output Frequency Max (MHz): 718.5


Jitter Attenuator: Yes

PCI Express: No

Package Type: QFN64

Package Size (mm): 9x9

Development Tools Type
Si5348 Network Synchronizer Clock Development Kit Development Kits
Title Version Resource Type
ClockBuilder Pro Software Installer 2.21 Software
17051960 Relocation of Singapore Test Centre and Order Fullfillment Centre Product Change Notifications (PCN)
AN687: A Primer on Jitter, Jitter Measurement and Phase-Locked Loops 0.1 Application Notes
AN56: Calculating Total Output Jitter for PLLs 0.3 Application Notes
Silicon Labs' Timing Solutions for Xilinx FPGAs by Application 1.0 Miscellaneous
Silicon Labs' Timing Solutions for Altera FPGAs by Application 1.0 Miscellaneous
ClockBuilder Pro Field Programmer Dongle Design Files 2.0 Schematic and Layout Files
High-Performance Clock Integration Key to 40/100G Networks 1.0 White Papers
How to Select the Right PLL-based Oscillator for Your Timing Application White Papers
DSPLL & MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs White Papers
Addressing Timing Challenges in 6G-SDI Applications White Papers
Timing ICs Keep Beat with Needs of Today’s Embedded Market 1.0 White Papers
Choosing the Optimal Internal or External Clocking Solution for FPGA-Based Designs White Papers
When to Use a Clock vs an Oscillator 0.1 White Papers
When to Use a Clock vs. an Oscillator 1.0 White Papers
Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking 1.0 White Papers
AN1111: DSPLL Input Clock Expander 0.1 Application Notes
AN1077: Selecting the Right Clocks for Timing Synchronization Applications 0.1 Application Notes
AN1111: DSPLL Input Clock Expander 0.1 Example Code
UG286: ClockBuilderPro Field Programmer Kit 1.2 User Guides
CBPro Project File Inspector 1.0 Software
PB 1601121 Si53019-A01A Package Drawing Update in Data Sheet Product Change Notifications (PCN)
PCI Express Solutions 2 Brochures
Timing Jitter Primer eBook 2 White Papers
Timing Jitter Tutorial and Measurement Guide (e-book) 1 White Papers
PB #1606031: Inner Box Label Change Product Change Notifications (PCN)
AN699: FPGA Reference Clock Phase Jitter Specifications 0.1 Application Notes
Standard Outerbox Label Change to Include RoHS and Halogen Free Mark Product Change Notifications (PCN)
Timing Product Selector Guide Brochures
Timing Software Version Information Software
Si5348A Base Part Addendum B Data Sheet Addendums
PRCN #1607291: PRCN Si5340-41-42-44-45-46-47-48 Product Change Notifications (PCN)
Si5348-D IBIS Model 4.3 Software
AN887: Si534x and Power Supply Noise 0.1 Application Notes
AN914: Using the Si5348 in Telecom Boundary Clock Applications 0.1 Application Notes
AN926: Reading and Writing Registers with SPI and I2C for Si534x/8x Devices 0.1 Application Notes
AN962: Implementing Master-Slave Timing Redundancy in Wireless and Packet-Based Network Applications 0.2 Application Notes
Si534x/8x Jitter Attenuators Recommended Crystal, TCXO and OCXOs Reference Manual 1.0 Reference Manuals
Si5348 Rev D Data Sheet: Network Synchronizer for SyncE/ 1588 PTP Telecom Boundary (T-BC) and Slave (T-SC) Clocks 1.0 Data Sheets
Si5348-D-EVB User's Guide 0.9 User Guides
UG123: SiOCXO1-EVB Evaluation Board User's Guide 1.0 User Guides
Si5348 Network Synchronizer Clock Data Short 1.0 Data Shorts
Si5348 ITU-T G.813 Compliance Test Report v1.0 1.0 Miscellaneous
Si5348 Telcordia GR-253 Compliance Test Report v1.0 1.0 Miscellaneous
Si5348 Telcordia GR-1244 Compliance Test Report v1.0 1.0 Miscellaneous
Si534x Applications Notice Part-Per-Trillion Frequency-Offset v1.4 Miscellaneous
Si5348 ITU-T G.812 Compliance Test Report v1.0 1.0 Miscellaneous
Si5348 Synchronous Ethernet G.8262 Compliance Test Results v1.0 1.0 Miscellaneous
Si5348 Errata Revision D 1.0 Errata
Si5348-D-EVB Schematic and Layout Files 1.2 Schematic and Layout Files
Si5348 IBIS model 4.0 Software
AN1057: Hitless Switching using Si534x/8x Devices 0.1 Application Notes
Si5348 Revision D Reference Manual 1.3 Reference Manuals
Release Notes for ClockBuilder Pro 2.21 Release Notes
Contact Sales Contact Sales
Loading Results