Si5383B Network Synchronizer Clock for SyncE, SONET/SDH/PDH, and IEEE 1588

Output Frequency Max (MHz)

The Si5383B is a 3-PLL network synchronizer with 1PPS in/out for Synchronous Ethernet, SONET/SDH, and PDH (T1/E1) applications. Utilizing fourth-generation DSPLL technology, the Si5383B provides any-frequency clock generation and jitter attenuation for applications requiring the highest level of jitter performance. No external loop filter components are required and the  PLL bandwidth is digitally programmable to values as low as 0.001 Hz. With phase jitter as low as 0.15 ps RMS, the Si5383B accepts 5 clock inputs ranging from 0.000001 - 750 MHz and generates up to 7 clock output frequencies ranging from 0.000001 MHz to 350 MHz. The Si5383B meets all of the requirements specified by ITU-T G.8262 EEC Options 1 & 2, G.812 Type III & IV, G.813 Option 1, and Telcordia GR-1244 and GR-253 (Stratum 3/3E). When used with external IEEE 1588 stack and servo loop software, the Si5383B meets the requirements of ITU-T G.8273.1 and G.8273.2.  

Please contact sales for pricing and product information.

Similar Devices: Si5383A Si5383B

View Datasheet for all specifications View Datasheet for all specifications View Datasheet for all specifications View Datasheet for all specifications
Specifications Summary

Reference Inputs: 5

Clock Outputs: 7

Phase Jitter (ps): 0.15

Input Frequency Min (MHz): 0.000001

Input Frequency Max (MHz): 750

Output Frequency Min (MHz): 0.000001

Output Frequency Max (MHz): 350

Output Format(s): CML; HCSL; LVCMOS; LVDS; LVPECL

Jitter Attenuator: Yes

PCI Express: No

Package Type: LGA56

Package Size (mm): 8x8

Development Tools Type
Si5383/84 Network Synchronizer Clock Development Kit Development Kits
Title Version Resource Type
ClockBuilder Pro Software Installer 2.27 Software
Silicon Labs' Timing Solutions for Altera FPGAs by Application 1.0 Miscellaneous
How to Select the Right PLL-based Oscillator for Your Timing Application White Papers
DSPLL & MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs White Papers
Addressing Timing Challenges in 6G-SDI Applications White Papers
Timing ICs Keep Beat with Needs of Today’s Embedded Market 1.0 White Papers
Choosing the Optimal Internal or External Clocking Solution for FPGA-Based Designs White Papers
When to Use a Clock vs an Oscillator 0.1 White Papers
When to Use a Clock vs. an Oscillator 1.0 White Papers
Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking 1.0 White Papers
17051960 Relocation of Singapore Test Centre and Order Fullfillment Centre Product Change Notifications (PCN)
AN687: A Primer on Jitter, Jitter Measurement and Phase-Locked Loops 0.1 Application Notes
AN56: Calculating Total Output Jitter for PLLs 0.3 Application Notes
ClockBuilder Pro Field Programmer Dongle Design Files 2.0 Schematic and Layout Files
High-Performance Clock Integration Key to 40/100G Networks 1.0 White Papers
AN1111: DSPLL Input Clock Expander 0.1 Application Notes
AN1077: Selecting the Right Clocks for Timing Synchronization Applications 0.1 Application Notes
CBPro Project File Inspector 1.0 Software
AN1111: DSPLL Input Clock Expander 0.1 Example Code
UG286: ClockBuilderPro Field Programmer Kit 1.2 User Guides
CBPro Project File Inspector README 1.0 Software
Si5383/84 修订版 D 数据表: 支持 1 PPS 至 750 MHz 输入的网络同步时钟 1.0 Data Sheets
Si5383/84 Rev D Data Sheet: Network Synchronizer Clocks Supporting 1 PPS to 750 MHz Inputs 1.0 Data Sheets
Si5383/84 改訂 D データシート: 1 PPS ~ 750 MHz 入力をサポートするネットワーク・シンクロナイザ・クロック 1.0 Data Sheets
UG256: Si5383 Evaluation Board User's Guide 1.2 User Guides
Si5383/84 Reference Manual 1.0 Reference Manuals
ClockBuilder Pro Field Programmer - 56 QFN socket - Design Files 1.0 Schematic and Layout Files
Si5383-D-EVB Schematic and Layout Files 2.1 Schematic and Layout Files
Si5383-D IBIS Model 3.0 Software
Si534x/8x/9x Jitter Attenuators Recommended Crystal, TCXO and OCXOs Reference Manual 1.1 Reference Manuals
PB 1601121 Si53019-A01A Package Drawing Update in Data Sheet Product Change Notifications (PCN)
PCI Express Solutions 2 Brochures
Timing Jitter Primer eBook 2 White Papers
Timing Jitter Tutorial and Measurement Guide (e-book) 1 White Papers
PB #1606031: Inner Box Label Change Product Change Notifications (PCN)
AN699: FPGA Reference Clock Phase Jitter Specifications 0.1 Application Notes
Timing Solutions for Xilinx FPGAs Miscellaneous
Timing Solutions for Cavium Processors Miscellaneous
Timing Solutions for Marvell Miscellaneous
Timing Solutions for NXP/Freescale Network Processors Miscellaneous
Timing Solutions for Broadcom Switches/PHYs Miscellaneous
Timing Solutions for Intel FPGAs Miscellaneous
Standard Outerbox Label Change to Include RoHS and Halogen Free Mark Product Change Notifications (PCN)
Timing Product Selector Guide Brochures
Timing Software Version Information Software
Contact Sales Contact Sales
Close
Loading Results