Wireless Jitter Attenuator, Jitter Cleaner Si5380A  

Output Frequency Max

DSPLLs

The Si5380A is a Ultra-Low Phase Noise, Jitter Attenuating Clock Multiplier optimized for wireless applications which demand the highest level of integration and phase noise performance with ultra-small form factor and power consumption. The Si5380A accepts 4 clock inputs ranging from 0.008 to 750 MHz and generates 12 clock outputs from 0.000001 to 2949.12 MHz. Based on Silicon Labs’ 4th generation DSPLL technology, the device combines frequency synthesis and jitter attenuation in a highly integrated digital solution that eliminates the need for external VCXO and loop filter components. A low cost, fixed-frequency oscillator provides frequency stability for free-run and holdover modes. This all-digital solution provides superior performance that is highly immune to external board disturbances such as power supply noise. Learn more about wireless DSPLL technology.

Similar Devices: SI5380A

View Datasheet for all specifications View Datasheet for all specifications
Specifications Summary

Reference Inputs: 4

Clock Outputs: 12

Phase Jitter (ps): 0.065

Input Frequency Min (MHz): 0.008

Input Frequency Max (MHz): 750

Output Frequency Min (MHz): 0.000001

Output Frequency Max (MHz): 2949.12

Output Format(s): CML; HCSL; LVCMOS; LVDS; LVPECL

Jitter Attenuator: Yes

PCI Express: No

Package Type: QFN64

Package Size (mm): 9x9

Title Version Resource Type
ClockBuilder Pro Software Installer 2.27 Software
Silicon Labs' Timing Solutions for Altera FPGAs by Application 1.0 Miscellaneous
How to Select the Right PLL-based Oscillator for Your Timing Application White Papers
DSPLL & MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs White Papers
Addressing Timing Challenges in 6G-SDI Applications White Papers
Timing ICs Keep Beat with Needs of Today’s Embedded Market 1.0 White Papers
Choosing the Optimal Internal or External Clocking Solution for FPGA-Based Designs White Papers
When to Use a Clock vs an Oscillator 0.1 White Papers
When to Use a Clock vs. an Oscillator 1.0 White Papers
Reducing EMI and Improving Signal Integrity Using Spread Spectrum Clocking 1.0 White Papers
AN699: FPGA Reference Clock Phase Jitter Specifications 0.1 Application Notes
Standard Outerbox Label Change to Include RoHS and Halogen Free Mark Product Change Notifications (PCN)
Timing Solutions for Xilinx FPGAs Miscellaneous
Timing Solutions for Marvell Miscellaneous
Timing Solutions for NXP/Freescale Network Processors Miscellaneous
Timing Solutions for Broadcom Switches/PHYs Miscellaneous
Timing Solutions for Cavium Processors Miscellaneous
Timing Solutions for Intel FPGAs Miscellaneous
PB 1601121 Si53019-A01A Package Drawing Update in Data Sheet Product Change Notifications (PCN)
PCI Express Solutions 2 Brochures
Timing Jitter Primer eBook 2 White Papers
Timing Jitter Tutorial and Measurement Guide (e-book) 1 White Papers
PB #1606031: Inner Box Label Change Product Change Notifications (PCN)
Timing Product Selector Guide Brochures
Timing Software Version Information Software
Si5380 Rev D Data Sheet: Ultra-Low Phase Noise, 12-output JESD204B Clock Generator 1.0 Data Sheets
Si5380-D-EVB User's Guide 0.9 User Guides
AN1057: Hitless Switching using Si534x/8x Devices 0.1 Application Notes
PRCN #1607295: Si5380 RevisionD Product Change Notifications (PCN)
SI5380 BXL model for symbols v1.0 Software
Si5380 IBIS models 3.96 Software
Si5380-D IBIS Model 4.3 Software
AN898: Achieving Optimal Jitter Performance Using ClockBuilder Pro's Clock Placement Wizard 0.1 Application Notes
Si5380 Revision D Reference Manual 1.2 Reference Manuals
Si5380 Errata Revision D 1.0 Errata
The Pros and Cons of Consolidating Frequency Sources Using Oscillators and Clock Generators 1.0 White Papers
Optimizing Clock Synthesis in Small Cells and Heterogeneous Networks with 4th Generation DSPLL Technology v1.0 White Papers
Si5380-D-EVB Schematic and Layout Files 2.2 Schematic and Layout Files
Si5380A Base Part Addendum B Data Sheet Addendums
Si5380A-D Evaluation Board User's Guide 1.0 User Guides
SI5380A-D-EVB Design Files Schematic and Layout Files
AN905: External References: Optimizing Performance 0.3 Application Notes
AN862: Optimizing Jitter Performance in Next-Generation Internet Infrastructure Systems 1.1 Application Notes
AN1051: Si534x/8x Schematic Review Checklist Application Note 0.1 Application Notes
AN1111: DSPLL Input Clock Expander 0.1 Application Notes
AN1111: DSPLL Input Clock Expander 0.1 Example Code
UG286: ClockBuilderPro Field Programmer Kit 1.2 User Guides
CBPro Project File Inspector 1.0 Software
Clocks 4.5G Radio Access Networks Presentation Presentations
CBPro Project File Inspector README 1.0 Software
17051960 Relocation of Singapore Test Centre and Order Fullfillment Centre Product Change Notifications (PCN)
AN1093: Achieving Low Jitter Using an Oscillator Reference with the Si5342-47 Jitter Attenuators 0.1 Application Notes
AN926: Reading and Writing Registers with SPI and I2C 0.3 Application Notes
ClockBuilder Pro Release Notes 2.27 Release Notes
Si534x/8x/9x Jitter Attenuators Recommended Crystal, TCXO and OCXOs Reference Manual 1.1 Reference Manuals
Contact Sales Contact Sales
Close
Loading Results