RECORDED WEBINAR

Design Considerations when Selecting a XO/VCXO Clock Reference for 56G/112G SerDes