Device/Module image

Si53102-A3

PCIe Clock Buffers

The Si53102-A3 is a PCI Express Gen 1/2/3/4/5 1 : 2 fanout buffer that meets all of the performance requirements of the Intel DB1900Z specification. The device is optimized for distributing 1 reference clock for Intel® UltraPath and QuickPath Interconnect (Intel UPI/QPI), PCIe Gen 1/2/3/4/5 , SAS, SATA and Intel Scalable Memory Interconnect (Intel SMI) applications. Each differential output can be enabled through individual hardware pins for maximum flexibility and power savings.

 
Loading..

Find Similar Models

Generation

Key Specs

 
Inputs
1
Outputs
2
Frequency Min (MHz)
10
Frequency Max (MHz)
175
Additive Jitter (ps)
0.2
Zero Delay Mode
No
Package
TDFN8
Package Size (mm)
1.4x1.6
Inputs
1
Outputs
2
Frequency Min (MHz)
10
Frequency Max (MHz)
175
Additive Jitter (ps)
0.2
Zero Delay Mode
No
Package
TDFN8
Package Size (mm)
1.4x1.6
pcie-clock-buffers-BD.png
Find quality, environmental, shipping, and supply chain information for Silicon Labs devices. You can also download the following environmental documents for each part number: Detailed Device Composition (MDDS), IPC 1752-2 Class 6 (XML format), RoHS Certificate of Compliance, ICP test reports, Halogen-Free Certificate of Compliance, PFOS/PFOA Certificate of Compliance, and REACH Declaration.
Company Name Silicon Laboratories, Inc.
Company Address 400 W. Cesar Chavez Austin, TX 78701
Date of Incorporation 1996
Terms and Conditions View PDF
California SB 657 View PDF
Corp Social Responsibility 1996

Featured Knowledge Base Articles

User Forums

Browse technical questions, share your ideas, and learn more about our latest solutions.

Search the forums

Still need help?

Contact technical support or review a case.

Request Support
Close
Loading Results