Our MultiSynth technology simplifies clock generation in communication, storage, and broadcast video applications. This proprietary Silicon Labs technology is a low jitter fractional divider that supports phase error correction. Clock generators that employ MultiSynth technology can produce multiple non-integer related output clocks from a single device, eliminating the need for standalone crystal oscillators and clock generator ICs. The MultiSynth approach leverages proprietary phase error cancellation circuitry to provide any-rate frequency synthesis at low jitter of 1 ps rms typical.
Our clock generators can support any frequency from 0.16 to 350 MHz and select frequencies to 700 MHz on each of the device clock outputs. All outputs are created with a frequency synthesis error of 0 ppm. Given this frequency flexibility, physical layer and control plane clocks can be generated by a single device, providing significant reduction in BOM complexity, cost, and design time.
Please select at least one column.