Language

Si538x Wireless Clock Jitter Attenuator, Jitter Cleaner

Si538x wireless clock generators leverage our fourth generation wireless DSPLL® technology to address form factor, power and performance requirements demanded by radio area network equipment, including macrocells, small cells, remote radio heads (RRH) and distributed antenna systems (DAS).  With unparalleled integration, Si538x generators reduce power and size without compromising the stringent performance and reliability demanded in wireless applications. Si538x is the industry’s first wireless clock generator capable of replacing discrete high-performance VCXO-based clocks with a fully integrated CMOS IC solution. Si538x devices are capable of generating both wireless clocks with less than 100 fs typical phase jitter and low jitter general purpose clocks.

Output frequency range
Up to 3 GHz
Phase jitter (RMS)
72 fs

Wireless Jitter Attenuator Common Specs

  • Digital frequency synthesis eliminates external VCXO and analog filter components
  • Jitter performance < 100 fs RMS typ (12 kHz - 20 MHz)
  • 1, 2, and 4 DSPLL options
  • Input frequency range:
    • Differential: 10 MHz - 750 MHz
    • LVCMOS: 10 MHz - 250 MHz
  • Cost effective oscillator
  • Selectable loop bandwidth
  • Status monitoring: LOL, LOS, OOF
  • In-circuit programmable vial SPI and I²C
  • Output frequency range:
    • Wireless DSPLL: 480 kHz - 2.94912 GHz
    • Any-rate DSPL: 1 kHz - 712.5 MHz
Show More Show Less
Status
Find the Right Wireless Clock Jitter Attenuator Select Columns
Select Columns
Part Number Customize Input Frequency Output Format(s) DSPLLs Number of Inputs Phase Jitter (RMS) 4G/LTE Wireless Clocks Output Frequency Max Description VDD (V) VDDO (V) Package Type Package Size (mm) Number of Outputs
Si5380A
Dev Kit
Customize 0.008 750 CML; HCSL; LVCMOS; LVDS; LVPECL 1 4 0.065 2949.12 Ultra-low phase noise, wireless jitter attenuating clock multiplier 1.8; 2.5; 3.3 1.8; 2.5; 3.3 QFN64 9x9 12
Si5381A
Buy Dev Kit
Customize 0.008 750 CML; HCSL; LVCMOS; LVDS; LVPECL 4 4 0.065 2949.12 Ultra-low phase noise, dual-PLL wireless jitter attenuating clock multiplier 1.8; 2.5; 3.3 1.8; 2.5; 3.3 QFN64 9x9 12
Si5382A
Dev Kit
Customize 0.008 750 CML; HCSL; LVCMOS; LVDS; LVPECL 2 4 0.065 2949.12 Ultra-low phase noise, multi-PLL wireless jitter attenuating clock multiplier 1.8; 2.5; 3.3 1.8; 2.5; 3.3 QFN64 9x9 12
Si5386A
Buy Dev Kit
Customize 0.008 750 CML; HCSL; LVCMOS; LVDS; LVPECL 1 4 0.065 2949.12 Ultra-low phase noise, wireless jitter attenuating clock multiplier 1.8; 2.5; 3.3 1.8; 2.5; 3.3 QFN64 9x9 12
    Sort A -> Z
    Sort Z -> A
    Filter by values...
    Select All . Clear

      Si5381 Wireless Jitter Attenuating Clock Multiplier Development Kit

      The Si5381A-E-EVB makes it easy to move from ClockBuilder Pro device configuration to hands-on performance evaluation.

      Si5381 Wireless Jitter Attenuating Clock Multiplier Development Kit

      The Si5381A-E-EVB makes it easy to move from ClockBuilder Pro device configuration to hands-on performance evaluation.
      $374
      Add to Cart
      Learn More

      Your File Will Start Downloading Shortly

      Thank you for downloading .

      If you have any issues downloading, please contact sales support or product technical support.

      Contact Sales
      Close
      Loading Results