Silicon Labs
|
Silicon Labs Community Silicon Labs Community
  • Products
    1. 8-bit MCU
    2. 32-bit MCU
    3. Bluetooth
    4. Proprietary
    5. Wi-Fi
    6. Zigbee & Thread
    7. Z-Wave
    8. Interface
    9. Isolation
    10. Power
    11. Sensors
    12. Timing
  • Development Tools
    1. Simplicity Studio
    2. Third Party Tools
  • Expert's Corner
    1. Announcements
    2. Blog
    3. General Interest
    4. Projects
How to Buy
English
  • English
  • 简体中文
  • 日本語
//
Community // Blog

Timing 101: The Case of the Split Termination

11/333/2017 | 07:48 PM
Lance Looper
Employee

Level 5


Welcome to another edition of the Timing 101 blog from Silicon Labs' Kevin Smith.

As I write this post it is late November. Here in the US we celebrate Thanksgiving Day on the fourth Thursday of November each year. It is customary to celebrate with friends and family and to give thanks for ones blessings in general and over the past year.

From a technical perspective, one of the things I am thankful for are the previous generations of engineers that laid the groundwork for our industry, and that trained, mentored, or otherwise gave opportunities to the current generation of engineers. Which reminds me of a particular topic...

The Split Termination

This month I would like to expand a little on a subject I first introduced in the Timing Knowledge Base article Terminating Differential Transmission Lines to Minimize CM Noise. That article described a relatively simple but very practical differential circuit termination suggested to me by an experienced EMI engineer many years ago. Think of it as a tip similar to the sort of thing found in QST’s old monthly “Hints & Kinks” column, now known as "Hints & Hacks."

I had never run across it in school and had never seen it in print but I have since used it ubiquitously. This is the case of the split termination and is the subject of this month’s column. The idea in a nutshell is expressed in the figure below. The arrow is to suggest we should generally move from the left hand “textbook” termination to the right hand more practical termination.

 

Many output clock formats such as CML, LVDS, and LVPECL are routed and terminated differentially. This is usually illustrated as a pair of single-ended nominal uncoupled 50 Ω transmission lines (one for each polarity) terminating in to an ideal 100 Ω resistor at the far end or receiver end of the circuit. This is depicted on the left hand side as the “Textbook” 100 Ω Differential Termination.

However, consider what happens when driving both input transmission lines simultaneously with the same voltage signal as can happen with noise. This is the Common Mode (CM) case as opposed to the usual Differential Mode (DM) case. Since the voltage is the same on both sides of the 100 Ω termination resistor, there is no current flow. Therefore, the CM signal doesn’t “see” the termination resistor at all and the high impedance receiver will look like an open. (The CM transmission line impedance in this example is 50 Ω // 50 Ω = 25 Ω.) So from a CM perspective we have a “noisy” signal generator driving a 25 Ω transmission line in to an open which means CM noise will be reflected, likely many times.

CM noise can arise from power supplies and crosstalk impacting both transmission lines similarly. Further, even if you don’t have a noisy board, CM noise can also arise from imbalanced transmission lines or skew which is very common, if you will pardon the pun.

How could we terminate both DM and CM? The practical split termination on the right is a T-network attempt to do this requiring only 2 more components and AC-coupled access to GND. Note that this particular termination does not increase the DC loading on the driver.

There are other approaches but these may require more components, more DC current draw, more matching, or possibly a bias voltage. (Incidentally, this differential split termination is not to be confused with LVPECL pullup and pull-down terminations which occasionally are referred to as “split” terminations also.)

The split termination explicitly splits the load termination and enforces a practical AC GND at the center-tap. Now CM current will flow and the CM signal will “see” a matching impedance, over the frequencies of interest. The 49.9 Ω selection is the closest 1% value to nominal 50 Ω. By contrast, a signal driven differentially will not “see” the center-tap capacitor to GND.

Application Details

Intuition suggests correctly that the center-tap capacitor enforces the CM voltage to see a low impedance to GND. The value 0.1 μF is a good large value and can be adjusted if necessary. There are a couple of more quantitative approaches to sizing the capacitor.

(1) Size the capacitor so as to hold the charge steady during a maximum expected Δt skew (reference).

(2) Consider the termination as a CM noise low pass filter with the corner frequency calculated as follows:

For example, if R = nominal 50 Ω and C = 0.1 μF then the corner frequency is ≈ 64 kHz which should generally be plenty low enough.

A similar version of this termination is used in CAN (Controller Area Network) applications for this purpose, supplying a special SPLIT CM voltage bias instead of GND. For an example of this, see NXP Semiconductors' AN10211, TJA104 High-Speed CAN Transceiver. 

As noted in the original KB article, many SOCs and FPGAs support internal differential terminations. However, they usually do not support CM termination or give pin access to support a center-tap. (The CAN transceiver example cited above is an exception.) Therefore, if CM noise is an issue, it is best to disable the internal termination if possible, and use a higher performance external differential split termination instead.

Conclusion

This month I’ve provided a little more insight in to the differential split termination first described in a KB article. In this Thanksgiving season, I am grateful for these and other circuit tips I have received over the years.

This submission will be posted too late to beat the holiday so a belated Happy Thanksgiving to you all! I hope you have enjoyed this Timing101 article. As always, if you have topic suggestions, or there are questions you would like answered, appropriate for this blog, please send them to kevin.smith@silabs.com with the words Timing 101 in the subject line. I will give them consideration and see if I can fit them in.

Thanks for reading. Keep calm and clock on.

Cheers,

Kevin

Below are the other Timing 101 articles:

Timing 101: The Case of the (Apparently) Jittery Jitter Attenuated Clock

Timing 101: The Case of the Ouroboros Clock

Timing 101: The Case of the Jitterier Divided-Down Clock

Timing 101: The Case of the PLL’s VCO High Pass Transfer Function

Timing 101: The Case of the Spurious Phase Noise Part I

Timing 101: The Case of the Spurious Phase Noise Part II

Timing 101 The Case of the Cycle-to-Cycle Jitter Rule of Thumb

Timing 101: The Case of the Discrepant Scope Measurements

Timing 101: The Case of the Half-terminated Differential Output Clock

 

 

 

  • Blog Posts
  • Joe Perch

    Level 3


    Replied Jan 04 2018, 7:41 PM

    Kevin,

    Another really good article. I enjoyed reading it. It reminds me of how many things I learned about termination in the timing group apply to the applications I dealt with in the ProSLIC group. One thing that comes to mind is we use a very similar circuit in our reference designs for ProSLIC. However, instead of termination, we are actually filtering the line before it goes out to the customer provided equipment (CPE). This reduces conducted emissions. We have a pair of series resistances just before the connector that connects the external line to the CPE. We also have a pair of capacitors that shunt across the differential pair (voice communication of this type is also differential). The node between the caps is connected to a ground. This provides a low pass filter for not only the DM voice information (blocking any high frequency noise), but also a low pass filter for any CM noise that may be sent out on the line. 

     

    Joe

    0

Tags

  • Wireless
  • High Performance Jitter Attenuators
  • EFR32FG22 Series 2 SoCs
  • EFR32MG21 Series 2 SoCs
  • Security
  • Bluegiga Legacy Modules
  • Zigbee SDK
  • ZigBee and Thread
  • EFR32BG13 Series 1 Modules
  • Internet Infrastructure
  • Sensors
  • Wireless Xpress BGX13
  • Blue Gecko Bluetooth Low Energy SoCs
  • Z-Wave
  • Micrium OS
  • Blog Posts
  • Low Jitter Clock Generators
  • Bluetooth Classic
  • Makers
  • Flex SDK
  • Tips and Tricks
  • timing
  • Smart Cities
  • Smart Homes
  • IoT Heroes
  • Reviews
  • RAIL
  • Simplicity Studio
  • Tiny Gecko
  • EFR32MG22 Series 2 SoCs
  • Mighty Gecko SoCs
  • Timing
  • Temperature Sensors
  • Blue Gecko Bluetooth Low Energy Modules
  • Ultra Low Jitter Clock Generators
  • General Purpose Clock Generators
  • EFR32BG22 Series 2 SoCs
  • Industry 4.0
  • Giant Gecko
  • 32-bit MCUs
  • Bluetooth Low Energy
  • 32-bit MCU SDK
  • Gecko
  • Microcontrollers
  • Jitter Attenuators
  • EFR32BG21 Series 2 SoCs
  • News and Events
  • Wi-Fi
  • Bluetooth SDK
  • Community Spotlight
  • Clock Generators
  • Biometric Sensors
  • General Purpose Jitter Attenuators
  • Giant Gecko S1
  • WF200
  • Flex Gecko
  • Internet of Things
  • 8-bit MCUs
  • Wireless Jitter Attenuators
  • Isolation
  • Powered Devices
  • Power

Top Authors

  • Avatar image Siliconlabs
  • Avatar image Jackie Padgett
  • Avatar image Nari Shin
  • Avatar image lynchtron
  • Avatar image deirdrewalsh
  • Avatar image Lance Looper
  • Avatar image lethawicker

Archives

  • 2016 March
  • 2016 April
  • 2016 May
  • 2016 June
  • 2016 July
  • 2016 August
  • 2016 September
  • 2016 October
  • 2016 November
  • 2016 December
  • 2017 January
  • 2017 February
  • 2017 March
  • 2017 April
  • 2017 May
  • 2017 June
  • 2017 July
  • 2017 August
  • 2017 September
  • 2017 October
  • 2017 November
  • 2017 December
  • 2018 January
  • 2018 February
  • 2018 March
  • 2018 April
  • 2018 May
  • 2018 June
  • 2018 July
  • 2018 August
  • 2018 September
  • 2018 October
  • 2018 November
  • 2018 December
  • 2019 January
  • 2019 February
  • 2019 March
  • 2019 April
  • 2019 May
  • 2019 June
  • 2019 July
  • 2019 August
  • 2019 September
  • 2019 October
  • 2019 November
  • 2019 December
  • 2020 January
  • 2020 February
  • 2020 March
  • 2020 April
  • 2020 May
  • 2020 June
  • 2020 July
  • 2020 August
  • 2020 September
  • 2020 October
  • 2020 November
  • 2020 December
  • 2021 January
  • 2021 February
Silicon Labs
Stay Connected With Us
Plug into the latest on Silicon Labs products, including product releases and resources, documentation updates, PCN notifications, upcoming events, and more.
  • About Us
  • Careers
  • Community
  • Contact Us
  • Corporate Responsibility
  • Privacy and Terms
  • Press Room
  • Investor Relations
  • Site Feedback
  • Cookies
Copyright © Silicon Laboratories. All rights reserved.
粤ICP备15107361号
Also of Interest:
  • Bring Your IoT Designs to Life with Smart,...
  • A Guide to IoT Protocols at Works With...
  • IoT Hero Rainus Enhances the In-Store Shopping...