The General Interest forum is for non-support discussion only. If you have a question about, or need help with a Silicon Labs product, please visit one of the individual product forums.
 

Application engineers do not monitor this forum.
 

View General Interest Board Guidelines ›

EFM8LB1 reference manual

I  guess this is a copy/paste err\or, but it states that RI can not be cleared when the fifo contain data

  • Discussion Forums
Unanswered
  • Hi Erik,

     

    Could you tell me where you saw this issue - page number and RM revision? Also, if the receive FIFO is being used, then RI is set to 1 when data is received and stays that way as long as the FIFO is full. Once it is empty hardware clears the bit, so it makes sense that RI cannot be cleared when FIFO contains data. 

     

    Manasa

    0
  • in the SCON definition

     

    there is no mention anywhere else of a UART FIFO

    0
  • Got it. You were talking about UART0 and I was thinking UART1. I'll make a note of this. Thanks for letting us know. 

     

    Manasa

    0